US20220020316A1 - Display Device With Two-Dimensional Shared Lines For Controlling Distributed Driver Circuits - Google Patents

Display Device With Two-Dimensional Shared Lines For Controlling Distributed Driver Circuits Download PDF

Info

Publication number
US20220020316A1
US20220020316A1 US17/149,402 US202117149402A US2022020316A1 US 20220020316 A1 US20220020316 A1 US 20220020316A1 US 202117149402 A US202117149402 A US 202117149402A US 2022020316 A1 US2022020316 A1 US 2022020316A1
Authority
US
United States
Prior art keywords
driver circuits
lines
driver
readback
commands
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US17/149,402
Other languages
English (en)
Inventor
Richard Landry Gray
Chih-Chang WEI
Junjie Zheng
Li-Lun Chi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huayuan Semiconductor Shenzhen Ltd Co
Original Assignee
Huayuan Semiconductor Shenzhen Ltd Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huayuan Semiconductor Shenzhen Ltd Co filed Critical Huayuan Semiconductor Shenzhen Ltd Co
Priority to US17/149,402 priority Critical patent/US20220020316A1/en
Assigned to HUAYUAN SEMICONDUCTOR (SHENZHEN) LIMITED COMPANY reassignment HUAYUAN SEMICONDUCTOR (SHENZHEN) LIMITED COMPANY ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHI, LI-LUN, ZHENG, JUNJIE, GRAY, RICHARD LANDRY, WEI, CHIH-CHANG
Priority to CN202110801245.4A priority patent/CN114023248A/zh
Priority to KR1020210092965A priority patent/KR102646130B1/ko
Publication of US20220020316A1 publication Critical patent/US20220020316A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2092—Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2085—Special arrangements for addressing the individual elements of the matrix, other than by driving respective rows and columns in combination
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2085—Special arrangements for addressing the individual elements of the matrix, other than by driving respective rows and columns in combination
    • G09G3/2088—Special arrangements for addressing the individual elements of the matrix, other than by driving respective rows and columns in combination with use of a plurality of processors, each processor controlling a number of individual elements of the matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/001—Arbitration of resources in a display system, e.g. control of access to frame buffer by video controller and/or main processor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/0426—Layout of electrodes and connections
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202—Addressing of scan or signal lines
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0275—Details of drivers for data electrodes, other than drivers for liquid crystal, plasma or OLED displays, not related to handling digital grey scale data or to communication of data to the pixels by means of a current
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/08—Fault-tolerant or redundant circuits, or circuits in which repair of defects is prepared
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00—Aspects of data communication
    • G09G2370/10—Use of a protocol of communication by packets in interfaces along the display data pipeline
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/10—Intensity circuits

Definitions

  • This disclosure relates generally to light emitting diodes (LEDs) and LED driver circuitry for a display, and more specifically to a display architecture with distributed driver circuits.
  • LEDs light emitting diodes
  • LED driver circuitry for a display, and more specifically to a display architecture with distributed driver circuits.
  • LEDs are used in many electronic display devices, such as televisions, computer monitors, laptop computers, tablets, smartphones, projection systems, and head-mounted devices. Modern displays may include well over ten million individual LEDs that may be arranged in rows and columns in a display area. In order to drive each LED, current methods employ driver circuitry that require significant amounts of external chip area that impacts the size of the display device.
  • a display device comprises an array of light emitting diode zones, an array of driver circuits, a set of shared lines, and a control circuit.
  • the array of light emitting diode zones each comprise one or more light emitting diodes that generate light in response to respective driver currents.
  • the driver circuits are distributed in the display area of the display device.
  • the driver circuits drive respective light emitting diode zones with the respective driver currents based on driver control commands and generate readback data comprising sensed conditions in response to readback commands.
  • the set of shared lines communicate the driver control commands, the readback commands and the readback data.
  • the set of shared lines include row lines coupling driver circuits in respective rows of the array of driver circuits and column lines coupling driver circuits in respective columns of the array of driver circuits.
  • the control circuit operates in an addressing mode to assign addresses to the array of driver circuits based on addressing signals sent on the row lines and the column lines.
  • the control circuit also operates in an operational mode to generate the readback commands, to obtain the readback data in response to the readback commands, and to generate the driver control commands based at least in part on the readback data.
  • the driver control commands include an address associated with a targeted driver circuit.
  • the set of shared lines include a set of power lines coupling the driver circuits in the respective rows.
  • the set of power lines provide respective supply voltages to driver circuits in the respective rows.
  • a set of data input lines couple the driver circuits in the respective columns for providing the driver control commands and the readback commands to driver circuits in the respective columns.
  • a set of data output lines couple the driver circuits in the respective columns for communicating the readback data to the control circuit in response to the readback commands.
  • the set of shared lines include a set of power lines coupling the driver circuits for providing the respective supply voltages to those driver circuits in the respective rows.
  • a set of data input lines couple the driver circuits in the respective columns for communicating addressing signals during the addressing mode to assign respective addresses to the driver circuits in the respective columns such that all driver circuits within a column have a same address and all driver circuits in a row have different addresses.
  • a set of data output lines that couple the driver circuits in the respective rows communicate the readback data to the control circuit in response to the readback commands.
  • the set of shared lines include a set of power communication lines coupling the driver circuits in the respective rows.
  • the set of power communication lines provide respective supply voltages to driver circuits in the respective rows, and provide the driver control commands and the readback commands as digital data modulated on the supply voltages during an operational mode.
  • a set of bidirectional data lines couple the driver circuits in the respective columns.
  • the set of bidirectional data lines communicate the addressing signals from the control circuit during the addressing mode to assign respective addresses to the driver circuits in the respective columns such that all driver circuits within a column have a same address and all driver circuits in a row have different addresses.
  • the set of bidirectional data lines communicate the readback data to the control circuit in response to the readback commands during the operational mode.
  • the set of shared lines include a set of data input lines coupling the driver circuits in the respective rows to sequentially send row select signals from the control circuit during the addressing mode to select respective rows of the array of driver circuits for address assignment during sequential row select periods.
  • a set of bidirectional data lines couple the driver circuits in the respective columns.
  • the set of bidirectional data lines sequentially send column select signals from the control circuit during each of the sequential row select periods of the addressing mode to select respective columns of the array of driver circuits for address assignment during sequential row-column select periods.
  • the set of bidirectional data lines also communicate the readback data to the control circuit in response to the readback commands during an operational mode.
  • a set of power communication lines couple the driver circuits in the respective rows.
  • the set of power lines provide respective supply voltages to driver circuits in the respective rows.
  • the set of power communication lines also send address assignments to respective selected driver circuits during each of the row-column select periods of the addressing mode.
  • the set of shared lines include a set of data input lines coupling the driver circuits in the respective rows.
  • the set of data input lines sequentially send row select signals from the control circuit during an addressing mode to select respective rows of the array of driver circuits for address assignment during sequential row select periods.
  • a set of bidirectional data lines couple the driver circuits in the respective columns.
  • the set of bidirectional data lines sequentially send column addressing signals from the control circuit during each of the sequential row select periods of the addressing mode to assign addresses to respective driver circuits.
  • the set of bidirectional data lines also communicate the readback data to the control circuit in response to the readback commands during an operational mode.
  • a set of power lines couple the driver circuits in the respective rows for providing respective supply voltages to driver circuits in the respective rows.
  • FIG. 1 is a circuit diagram of a first embodiment of a display device, according to one embodiment.
  • FIG. 2 is a waveform diagram illustrating first example waveforms of an addressing process for a display device, according to one embodiment.
  • FIG. 3 is a circuit diagram of a second embodiment of a display device, according to one embodiment.
  • FIG. 4 is a waveform diagram illustrating second example waveforms of an addressing process for a display device, according to one embodiment.
  • FIG. 5 is a circuit diagram of a third embodiment of a display device, according to one embodiment.
  • FIG. 6 is a waveform diagram illustrating third example waveforms of an addressing process for a display device, according to one embodiment.
  • FIG. 7 is a circuit diagram of a driver circuit, according to one embodiment.
  • FIG. 8A is a cross sectional view of a first embodiment of an LED and driver circuit that may be utilized in a display device.
  • FIG. 8B is a cross sectional view of a second embodiment of an LED and driver circuit that may be utilized in a display device.
  • FIG. 8C is a cross sectional view of a third embodiment of an LED and driver circuit that may be utilized in a display device.
  • FIG. 9 is a top down view of a display device using an LED and driver circuit, according to one embodiment.
  • FIG. 10 illustrates a schematic view of several layers of an LED and driver circuit for a display device, according to one embodiment.
  • a display device comprises an array of driver circuits and LED zones distributed in a display area.
  • a set of shared lines includes column lines coupling driver circuits in respective columns and row lines coupling driver circuits in respective rows.
  • a control circuit assigns addresses to the driver circuits using a combination of the row lines and the column lines.
  • the control circuit sends driver control commands to the driver circuits utilizing the assigned addresses to control brightness of the LED zones.
  • the control circuit may also send readback commands to the driver circuits to obtain readback data relating to sensed conditions.
  • the control circuit may adjust the driver control commands based on the sensed conditions.
  • FIG. 1 is a circuit diagram of a display device 100 for displaying images or video, according to one embodiment.
  • the display device 100 may be implemented in any suitable form-factor, including a display screen for a computer display panel, a television, a mobile device, a billboard, etc.
  • the display device 100 may comprise a liquid crystal display (LCD) device or an LED display device.
  • LCD liquid crystal display
  • LEDs provide white light backlighting that passes through liquid crystal color filters that control the color of individual pixels of the display.
  • LEDs are directly controlled to emit colored light corresponding to each pixel of the display.
  • the display device 100 includes a device array 105 of distributed zone integrated circuits (ICs) 150 .
  • Each zone IC 150 includes a driver circuit 120 and one or more LEDs of an LED zone 130 .
  • the LED zones 130 each correspond to pixels of a digital image that have color and intensity based on data received from the control circuit 110 .
  • the device array 105 may be arranged in rows and columns. Each row may share a common power line (Pwr 1 , PwrM) 160 controlled by a row controller 112 . Each column may share a common data input line (Di 1 , . . . DiN) 170 and data output line (Do 1 , . . . DoN) 180 controlled by a column controller 114 .
  • Pwr 1 , PwrM power line
  • Each column may share a common data input line (Di 1 , . . . DiN) 170 and data output line (Do 1 , . . . DoN) 180 controlled by a column controller
  • Zone ICs 150 in a row or column of the device array 105 may also share other lines (not shown) such as voltage supply lines (VLED) for the LED zones 130 and ground lines (GND).
  • VLED voltage supply lines
  • GND ground lines
  • a shared power line provides power to both the driver circuits 120 and the LED zones 130 in a group (e.g., a row or column).
  • a row or column may refer to a partial row or column and not necessarily to the entire row or column of the display device 100 .
  • the device array 105 may be physically structured such that the LED zones 130 are stacked over the driver circuits 120 .
  • an array of LED zones 130 are arranged in a first x-y plane and an array of driver circuits 120 are arranged in a second x-y plane parallel to the first x-y plane.
  • each LED zone 130 is stacked over (i.e., in the z direction) the corresponding driver circuit 120 that drives it.
  • the components of the device array 105 e.g., the LED zones 130 and the driver circuits 120
  • This structure enables a display device 100 in which the driver circuits 120 are distributed in a display area and therefore enables a more compact display device 100 than in devices where the driver circuits 120 are external to the display area.
  • the LED zones 130 each comprise one or more LEDs that each generate light that has a brightness dependent on respective driver currents provided by the corresponding drivers 120 .
  • an LED zone 130 may comprise one or more LEDs that provides backlighting for a backlighting zone, which may include a one-dimensional or two-dimensional array of pixels.
  • the LED zone 130 may comprise one or more LEDs corresponding to a single pixel of the display device 100 or may comprise a one-dimensional array or two-dimensional array of LEDs corresponding to an array of pixels (e.g., one or more columns or rows).
  • the LED zone 130 may comprise one or more groups of red, green, and blue LEDs that each correspond to a sub-pixel of a pixel.
  • the LED zone 130 may comprise one or more groups of red, green, and blue LED strings that correspond to a column or partial column of sub-pixels or a row or partial row of sub-pixels.
  • an LED zone 130 may comprise a set of red sub-pixels, a set of green sub-pixels, or a set of blue sub-pixels.
  • the LEDs may be organic light emitting diodes (OLEDs), inorganic light emitting diodes (ILEDs), mini light emitting diodes (mini-LEDs) (e.g., having a size range between 100 to 300 micrometers), micro light emitting diodes (micro-LEDs) (e.g., having a size of less than 100 micrometers), white light emitting diodes (WLEDs), active-matrix OLEDs (AMOLEDs), transparent OLEDs (TOLEDs), or some other type of LEDs.
  • OLEDs organic light emitting diodes
  • ILEDs inorganic light emitting diodes
  • mini-LEDs mini light emitting diodes
  • micro-LEDs micro light emitting diodes
  • WLEDs white light emitting diodes
  • AMOLEDs active-matrix OLEDs
  • TOLEDs transparent OLEDs
  • the driver circuits 120 drive the LED zones 130 by controlling the respective driver currents to the LED zones 130 in response to driver control signals.
  • a driver circuit 120 controls a driver current supplied by a power supply (not shown) to control brightness of one LED zone 130 based on the driver control signals. For example, brightness of the LED zone 130 generally increases with increasing driver current.
  • the driver circuits 120 each drive multiple channels of a corresponding LED zone 130 that may each have separately controllable driver currents.
  • the driver circuit 120 may independently control LED currents corresponding to red, green, and blue channels of the LED zones 130 via separate output pins.
  • a set of shared lines couple different groups of driver circuits 120 with the control circuit 110 .
  • the shared lines may include column lines that each couple a column of driver circuits 120 to a column controller 114 and row lines that each couple a row of driver circuits 120 to a row controller 112 .
  • the power lines 160 correspond to row lines and the data input lines 170 and data output lines 180 each correspond to column lines. In alternative embodiments, different arrangements may be used.
  • the driver circuits 120 may operate in various modes including at least an addressing mode, a configuration mode, and an operational mode. During the addressing mode, the control circuit 110 initiates an addressing procedure to cause assignment of addresses to each of the driver circuits 120 . In an embodiment, different addresses are assigned to driver circuits 120 that are in different rows, but all of the driver circuits 120 in a particular row are assigned the same address. For example, all driver circuits 120 in the first row receive an address ID_1, all driver circuits 120 in a second row receive an address ID_2, and so on. Examples of waveforms associated with an addressing process are described below with reference to FIG. 2 .
  • the control circuit 110 transmits commands and data that may be targeted to specific driver circuits 120 based on their addresses. For example, in the configuration mode, the control circuit 110 configures the driver circuits 120 with one or more operating parameters (e.g., overcurrent thresholds, overvoltage thresholds, clock division ratios, and/or slew rate control). During the operational mode, the control circuit 110 provides control data to the driver circuits 120 that causes the driver circuits 120 to control the respective driver currents to the LED zones 130 , thereby controlling brightness.
  • operating parameters e.g., overcurrent thresholds, overvoltage thresholds, clock division ratios, and/or slew rate control.
  • the control circuit 110 provides driver control signals to the driver circuits 120 that control a driving current of the LED zones 130 (e.g., by controlling a duty cycle and/or current level through one or more LED strings).
  • the column controller 114 provides the control commands through the proper data input line 170 together with the address (ID_x) of the targeted driver circuit 120 .
  • Each driver circuit 120 determines if the address associated with a received command matches its stored address and only executes the command if the target address matches. Otherwise, the command may be ignored. For instance, to send brightness information to the driver circuit 120 in the 3 rd row and 2 nd column, the column controller 114 sends the command via the data input line 170 Di 2 accompanied by the ID-3 address associated with the third row.
  • the row controller 112 may also issue commands via the data input lines 170 to request readback data from driver circuits 120 .
  • the driver circuits output the readback to the column controller 114 via the data output lines 180 .
  • the readback data can comprise various sensed conditions such as the channel voltages at the output to the LED channels, the temperature of each driver circuits 120 , status information such as overvoltage/undervoltage flags for the driver circuits 120 , or other fault information.
  • the readback command may target an individual driver circuit 120 by specifying a target address, or may comprise a group command requesting readback data from all driver circuits 120 coupled to the data input line 170 (e.g., a column of driver circuits 120 ).
  • the control circuit 110 may adjust driver control signals, supply voltage levels, sensor parameters, or other display parameters dependent on the received feedback data from the driver circuits 120 .
  • the control circuit 110 may calibrate the driver circuits 120 based on the sensed data so that LED zones 130 each output the same brightness in response to the same brightness control signal, despite process variations or other sensed conditions that may otherwise cause variations.
  • the calibration process may be performed by measuring light output, channel voltages, temperature, or other data that may affect performances of the LEDs.
  • the calibration process may be repeated over time (e.g., as the display device 100 heats up during operation).
  • each driver circuit 120 may place its respective data output pin coupled to the data output line 180 in a high impedance state when the driver circuit 120 is not outputting so that it does not interfere with signals outputted by other driver circuits 120 coupled to the same data output line 180 .
  • FIG. 2 illustrates example waveforms associated with an addressing process for the display device 100 of FIG. 1 .
  • the row contoller 112 turns on the power lines (Pwr) 160 during sequential time slots.
  • the column controller 114 outputs an address on the data input pins 170 and updates the address each time slot. In an embodmient, the column controller 114 outputs the same address on all data input pins 170 in a given time slot so that all driver circuits 120 in a row are assigned the same address.
  • the power line 160 of each row may stay on after it initally turns on as long as the driver circuits 120 in each row are configured to ignore further addressing commands once they have been assigned an address.
  • the power line 160 (Pwr 1 ) associated with the top row of driver circuits 120 is turned on and the top row of driver circuits 120 are all assigned an address ID_1 via the data input line 170 Di 1 .
  • the second power line 160 (Pwr 2 ) associated with the second row of driver circuits 120 is turned on and the second row of driver circuits 120 are all assigned an address ID_2 via the data input line 170 Di 2 .
  • the driver circuits 120 in the top row may still be powered on but they will ignore the addressing command ID_2. This process continues until all rows of driver circuits 120 have received addresses.
  • FIG. 3 illustrates an alternative embodiment of a display device 300 that includes a device array 305 of distributed zone ICs 350 , each including a driver circuit 320 and LED zone 330 .
  • the display device 300 furthermore includes a control circuit 310 comprising a column controller 314 and a row controller 312 .
  • the column controller 314 controls data input lines (Di) 370 that couple the column controller 314 with respective columns of driver circuits 320 .
  • the row controller 312 controls data output lines (Do) 380 that couple the row controller 312 with respective rows of driver circuits 320 .
  • the row controller 312 furthermore controls power line communication (PLC) lines 360 that each couple the row controller 312 to the respective rows of driver circuits 320 .
  • the PLC lines 360 provide both power to the driver circuits 320 and provide commands as digital data modulated on the supply voltage.
  • the zone ICs 350 may be physically structured similarly to the zone ICs 150 described above, but have a modified pin configuration and interact differently with the control circuit 310 as described below.
  • the column controller 314 outputs respective addresses on each data input line 370 such that all the driver circuits 320 in each column are given the same address.
  • the driver circuits 320 in the first column addresses each receive an address ID_1, the driver circuits 320 in the second column each receive addresses ID_2, and so on.
  • Waveforms associated with the addressing phase are illustrated in FIG. 4 , discussed in further detail below.
  • the row controller 312 communicates driver control commands with brightness settings to the LED drivers via the PLC lines 360 .
  • the commands on a PLC line 360 are sent together with an address that specifies which driver circuit 120 is being targeted by the command. Other driver circuits 320 that do not have the matching address may ignore the command.
  • the row controller 312 may similarly send readback commands to the driver circuits 320 via the PLC lines 360 to request readback data such as temperature, channel voltage, or other sensed conditions.
  • the targeted driver circuit 320 sends the readback data on the data output lines 380 .
  • the readback data can be sent via the data output lines 380 concurrently with the driver control commands being sent on the PLC lines 360 .
  • the readback commands may further optionally be sent as group commands targeted to all driver circuits 320 coupled to the same PLC line 360 instead of to a specific targeted driver circuit 320 .
  • the readback data can be sent back sequentially by the driver circuits 320 (e.g., in order of increasing address, decreasing address, or another pattern).
  • a specific driver circuit 320 can be targeted by a readback command by asserting a signal on the data input line 370 coupled to the targeted driver circuit 320 .
  • the data output lines 380 may be omitted and the data input lines 370 may be bidirectional lines.
  • the same bidirectional data lines 370 may be used to both provide addressing inputs during the addressing mode and to provide readback data during the operational mode.
  • the display device 300 does not have power communication lines 360 and instead includes separate dedicated power lines and driver control signal lines that provide the brightness information.
  • FIG. 4 illustrates example waveforms associated with an addressing process for the display device 300 of FIG. 3 .
  • the column contoller 314 concurrently outputs different addresses on each of the data input lines 370 (ID_1, ID_2, . . . , ID_M) to assign different addresses to each column of the display device 300 .
  • ID_1, ID_2, . . . , ID_M the data input lines 370
  • FIG. 5 illustrates an alternative embodiment of a display device 500 that includes a device array 505 of distributed zone ICs 550 , each including a driver circuit 520 and LED zone 530 .
  • the display device 500 furthermore includes a control circuit 510 .
  • a set of bidirectional data lines 580 couple respective columns of driver circuits 520 to the control circuit 510 .
  • a set of data input lines 570 couple respective rows of driver circuits 520 along to the control circuit 510 .
  • a set of PLC lines 560 couple the respective rows of driver circuits 520 to the control circuit 510 .
  • the zone ICs 550 may be physically structured similarly to the zone ICs 150 described above, but have a modified pin configuration and interact differently with the control circuit 510 as described below.
  • the control circuit 510 assigns addresses using both the data input lines 570 and data output lines 580 , and optionally the PLC lines 560 .
  • the control circuit 510 may assert an active signal on one of the data input lines 570 to identify an active row. Addresses may then be assigned to the driver circuits 520 in the active row via the PLC line 560 or via the bidirectional data lines 580 .
  • unique addresses may be assigned to each driver circuit 520 . Waveforms associated with the addressing phase are illustrated in FIG. 6 , discussed in further detail below.
  • the control circuit 510 broadcasts driver control signals including brightness information and/or readback commands to the driver circuits 510 in a row via the data input lines 570 .
  • the driver control signals and readback commands can be sent via the PLC lines 560 .
  • the driver circuits 520 output readback data via the bidirectional data lines 580 .
  • the targeted driver circuit 520 may be uniquely identified based on its address assigned during the addressing mode.
  • the display device 500 does not have power communication lines 560 and instead includes separate dedicated power lines.
  • the driver and readback commands may be sent via the data input lines 570 or via a separate dedicated line.
  • FIG. 6 illustrates example waveforms associated with an addressing process for the display device 500 of FIG. 5 .
  • the control circuit 510 initially asserts data input line 570 Di 1 to select the first row of driver circuits 520 . While the data input line 570 Di 1 is asserted, the control circuit 510 sequentially asserts the data output lines 580 to sequentially select different driver circuits 520 in the first row. Concurrently, the control circuits 510 outputs address assignments via the PLC line 560 . This process then repeats for the next data input line 570 until addresses are assigned to all driver circuits 520 .
  • addresses can instead be outputted sequentially or concurrently via the data otuput lines 580 while a data input line 570 is asserted to select a row.
  • digital data on the power communication line 560 is not necessarily utilized during addressing.
  • FIG. 7 is an example circuit diagram of a driver circuit 720 , according to one embodiment.
  • the driver circuit 720 may include a power/PLC control circuit 702 , control logic 704 , a pulse width modulation (PWM) dimming circuit 706 , a transistor 708 , and a brightness control circuit 710 .
  • the example driver circuit 720 furthermore includes a data input pin 712 , a data output pin 714 , one or more LED driving output pins 716 , a power/PLC pin 718 , and a ground pin 726 that provide external connections.
  • the power/PLC control circuit 702 is coupled to receive a supply voltage from the power/PLC pin 718 and provides power regulation to generate an output voltage for powering the control logic 704 or other components of the driver circuit 720 .
  • the power/PLC control circuit 702 furthermore may demodulate the supply voltage to extract the digitally encoded signal and provide it to the control logic 704 .
  • the control logic 704 receives data signals from the data input pin 712 and optionally from the power/PLC control circuit 702 if power line communication is used.
  • the data output pin 714 provides bidirectional communication, data signals may also be received via the data output pin 714 .
  • the received data signal may include addressing signals for assigning addresses, driver control signals for controlling the driver current to the LED zone 730 , readback commands, or other signals.
  • the control logic 704 may also output readback data to the data output pin 714 in response to readback commands.
  • the control logic 704 generates a PWM signal 722 for controlling the PWM dimming circuit 706 and a max current signal 724 for controlling the brightness control circuit 710 .
  • the PWM signal 722 specifies a duty cycle for controlling PWM dimming by the PWM dimming circuit 706 .
  • the PWM dimming circuit 706 controls timing of an on-state and an off-state of the transistor 708 .
  • a current path is established from the LED driving output pin 716 (coupled to the LED zones 730 ) to the ground pin 726 through the transistor 708 and the brightness control circuit 710 to sink the driver current through the LEDs of the LED zones 730 .
  • the brightness control circuit 710 receives the max current signal 724 from the control logic 704 and controls the current level that flows through the LEDs (from the LED driving output pin 716 to the ground pin 726 ) when the transistor 708 is in the on-state.
  • the control logic 704 controls the duty cycle of the PWM dimming circuit 706 and the max current signal 724 of the brightness control circuit 710 to set the desired brightness of the LED zone 730 coupled to the output pin 716 .
  • the driver circuit 720 may include multiple instances of the transistor 708 and LED driving output pin 716 to control multiple LED channels of the LED zone 730 (e.g., different color channels) or of different LED zones.
  • FIG. 8A is a cross sectional view of a first embodiment of a display device 800 including an integrated LED and driver circuit 805 .
  • the display device 800 includes a printed circuit board (PCB) 810 , a PCB interconnect layer 820 , and the integrated LED and driver circuit 805 which comprises a substrate 830 , a driver circuit layer 840 , an interconnect layer 850 , a conductive redistribution layer 860 , and an LED layer 870 .
  • Bonded wires 855 may be included for connections between the PCB interconnect layer 820 and the integrated LED and driver circuit 805 .
  • the PCB 810 comprises a support board for mounting the integrated LED and driver circuit 805 , the control circuit and various other supporting electronics.
  • the PCB 810 may include internal electrical traces and/or vias that provide electrical connections between the electronics.
  • a PCB interconnect layer 820 may be formed on a surface of the PCB 810 .
  • the PCB interconnect layer 820 includes pads for mounting the various electronics and traces for connecting between them.
  • the integrated LED and driver circuit 805 includes the substrate 830 that is mountable on a surface of the PCB interconnect layer 820 .
  • the substrate 830 may be, e.g., a silicon (Si) substrate.
  • the substrate 830 may include various materials, such as gallium arsenide (GaAs), indium phosphide (InP), gallium nitride (GaN), aluminum nitride (AlN), sapphire, silicon carbide (SiC), or the like.
  • the driver circuit layer 840 may be fabricated on a surface of the substrate 830 using silicon transistor processes (e.g., BCD processing).
  • the driver circuit layer 840 may include one or more driver circuits 120 (e.g., a single driver circuit or a group of driver circuits arranged in an array).
  • the interconnect layer 850 may be formed on a surface of the driver circuit layer 840 .
  • the interconnect layer 850 may include one or more metal or metal alloy materials, such as Al, Ag, Au, Pt, Ti, Cu, or any combination thereof.
  • the interconnect layer 850 may include electrical traces to electrically connect the driver circuits 120 in the driver circuit layer 840 to wire bonds 855 , which are in turn connected to the control circuit 110 on the PCB 810 .
  • each wire bond 855 provides an electrical connection between the driver circuit or LED zone and the control circuit or other electronic components (e.g., power and ground lines). Additionally, the interconnect layer 850 may provide electrical connections for supplying the driver current between the driver circuit layer 840 and the conductive redistribution layer 860 .
  • the interconnect layer 850 is not necessarily distinct from the driver circuit layer 840 and these layers 840 , 850 may be formed in a single process in which the interconnect layer 850 represents a top surface of the driver circuit layer 840 .
  • the conductive redistribution layer 860 may be formed on a surface of the interconnect layer 850 .
  • the conductive redistribution layer 860 may include a metallic grid made of a conductive material, such as Cu, Ag, Au, Al, or the like.
  • the LED layer 870 includes LEDs that are on a surface of the conductive redistribution layer 860 .
  • the LED layer 870 may include arrays of LEDs arranged into LED zones as described above.
  • the conductive redistribution layer 860 provides an electrical connection between the LEDs in the LED layer 870 and the one or more driver circuits in the driver circuit layer 840 for supplying the driver current and provides a mechanical connection securing the LEDs over the substrate 830 such that the LED layer 870 and the conductive redistribution layer 860 are vertically stacked over the driver circuit layer 840 .
  • the one or more driver circuits and the LED zones including the LEDs are integrated in a single package including a substrate 830 with the LEDs in an LED layer 870 stacked over the driver circuits in the driver circuit layer 840 .
  • the driver circuits can be distributed in the display area of a display device.
  • FIG. 8B is a cross sectional view of a second embodiment of a display device 880 including an integrated LED and driver circuit 885 , according to one embodiment.
  • the device 880 is substantially similar to the device 800 described in FIG. 8A but utilizes vias 832 and corresponding connected solder balls 834 to make electrical connections between the driver circuit layer 840 and the PCB 810 instead of the wires 855 .
  • the vias 832 are plated vertical electrical connections that pass completely through the substrate layer 830 .
  • the substrate layer 830 is a Si substrate and the through-chip vias 832 are Through Silicon Vias (TSVs).
  • TSVs Through Silicon Vias
  • the through-chip vias 832 are etched into and through the substrate layer 830 during fabrication and may be filled with a metal, such as tungsten (W), copper (C), or other conductive material.
  • the solder balls 834 comprise a conductive material that provide an electrical and mechanical connection to the plating of the vias 832 and electrical traces on the PCB interconnect layer 820 .
  • each via 832 provides an electrical connection for providing signals and supply lines to and from the driver circuits 120 and LED zones 130 .
  • FIG. 8C is a cross sectional view of a third embodiment of a display device 890 including an integrated LED and driver circuit 895 .
  • the device 890 is substantially similar to the device 880 described in FIG. 8B but includes the driver circuit layer 840 and interconnect layer 850 on the opposite side of the substrate 830 from the conductive redistribution layer 860 and the LED layer 870 .
  • the interconnect layer 850 and the driver circuit layer 840 are electrically connected to the PCB 810 via a lower conductive redistribution layer 865 and solder balls 834 .
  • the lower conductive redistribution layer 865 and solder balls 834 provide mechanical and electrical connections (e.g., for the driver control signals) between the driver circuit layer 840 and the PCB interconnect layer 820 .
  • the driver circuit layer 840 and interconnect layer 850 are electrically connected to the conductive redistribution layer 860 and the LEDs of the LED layer 870 via one or more plated vias 832 through the substrate 830 .
  • the one or more vias 832 seen in FIG. 8C may be utilized to provide the signals and supply lines as described above.
  • the integrated driver and LED circuits 805 , 885 , 895 may be mounted to a different base such as a glass base instead of the PCB 810 .
  • FIG. 9 is a top down view 900 of a display device using an integrated LED and driver circuit, according to one embodiment.
  • the view 900 can correspond to any of the integrated LED and driver circuits 805 , 885 , 895 depicted in FIGS. 8A-C .
  • a plurality of LEDs in an LED layer 870 is arranged in rows and columns (e.g., C 1 , C 2 , C 3 , . . . Cn ⁇ 1 , Cn) in FIG. 9 .
  • each row of LEDs of the LED layer 870 is connected by a conductive redistribution layer 860 to a demultiplexer which outputs a plurality of VLED signals (i.e., VLED_1 . . . VLED_M).
  • the VLED signals provide power (i.e., a supply voltage) to a corresponding row of LEDs in the LED layer 870 via the conductive redistribution layer 860 .
  • FIG. 10 illustrates a schematic view of several layers of a display device 1000 with an integrated LED and driver circuit, according to one embodiment.
  • the schematic view includes the PCB 810 , the driver circuit layer 840 , the conductive redistribution layer 860 , and the LED layer 870 as described in FIGS. 8A-C .
  • the schematic of FIG. 10 shows circuit connections for the circuits 805 , 885 , 895 of FIGS. 8A-C but does not reflect the physical layout.
  • the LED layer 870 is positioned on top of (i.e., vertically stacked over) the conductive redistribution layer 860 .
  • the conductive redistribution layer 860 is positioned on top of the driver circuit layer 840 and the driver circuit layer 840 is positioned on top of the PCB 810 .
  • the PCB 810 includes a connection to a power source supplying power (e.g., VLED) to the LEDs, a control circuit for generating a control signal, generic I/O connections, and a ground (GND) connection.
  • the driver circuit layer 840 includes a plurality of driver circuits (e.g., DC 1 , DC 2 , DCn) and a demultiplexer DeMux.
  • the conductive redistribution layer 860 provides electrical connections between the driver circuits and the demultiplexer DeMux in the driver circuit layer 840 to the plurality of LEDs in the LED layer 870 .
  • the LED layer 870 includes a plurality of LEDs arranged in rows and columns.
  • each column of LEDs is electrically connected via the conductive redistribution layer 860 to one driver circuit in the driver circuit layer 840 .
  • the electrical connection established between each driver circuit and its respective column of LEDs controls the supply of driver current from the driver circuit to the column.
  • each diode shown in the LED layer corresponds to an LED zone.
  • Each row of LEDs is electrically connected via the conductive redistribution layer 860 to one output (e.g., VLED_1, VLED_2, . . . VLED_M) of the demultiplexer DeMux in the driver circuit layer 840 .
  • the demultiplexer DeMux in the driver circuit layer 840 is connected to a power supply (VLED) and a control signal from the PCB 810 .
  • the control signal instructs the demultiplexer DeMux which row or rows of LEDs are to be enabled and supplied with power using the VLED lines.
  • a particular LED in the LED layer 870 is activated when power (VLED) is supplied on its associated row and the driver current is supplied to its associated column.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
US17/149,402 2020-07-16 2021-01-14 Display Device With Two-Dimensional Shared Lines For Controlling Distributed Driver Circuits Abandoned US20220020316A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US17/149,402 US20220020316A1 (en) 2020-07-16 2021-01-14 Display Device With Two-Dimensional Shared Lines For Controlling Distributed Driver Circuits
CN202110801245.4A CN114023248A (zh) 2020-07-16 2021-07-15 用于控制分布式驱动电路的具有二维共享线的显示装置
KR1020210092965A KR102646130B1 (ko) 2020-07-16 2021-07-15 분배된 구동기 회로들을 제어하기 위한 2-차원 공유된 라인들이 있는 디스플레이 디바이스

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US202063052844P 2020-07-16 2020-07-16
US17/149,402 US20220020316A1 (en) 2020-07-16 2021-01-14 Display Device With Two-Dimensional Shared Lines For Controlling Distributed Driver Circuits

Publications (1)

Publication Number Publication Date
US20220020316A1 true US20220020316A1 (en) 2022-01-20

Family

ID=79292656

Family Applications (2)

Application Number Title Priority Date Filing Date
US17/149,210 Active US11436970B2 (en) 2020-07-16 2021-01-14 Addressing and redundancy schemes for distributed driver circuits in a display device
US17/149,402 Abandoned US20220020316A1 (en) 2020-07-16 2021-01-14 Display Device With Two-Dimensional Shared Lines For Controlling Distributed Driver Circuits

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US17/149,210 Active US11436970B2 (en) 2020-07-16 2021-01-14 Addressing and redundancy schemes for distributed driver circuits in a display device

Country Status (3)

Country Link
US (2) US11436970B2 (zh)
KR (1) KR102646130B1 (zh)
CN (2) CN113948036A (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20220033645A (ko) * 2020-09-09 2022-03-17 삼성디스플레이 주식회사 표시 장치 및 그 제조 방법
CN114758610A (zh) * 2020-12-28 2022-07-15 矽创电子股份有限公司 显示面板的驱动架构
KR20240046105A (ko) * 2021-08-20 2024-04-08 보에 테크놀로지 그룹 컴퍼니 리미티드 표시 장치, 표시 패널 및 그 구동 방법
WO2023206333A1 (zh) * 2022-04-29 2023-11-02 京东方科技集团股份有限公司 显示驱动系统、方法和显示装置
CN115457901A (zh) * 2022-08-16 2022-12-09 华源智信半导体(深圳)有限公司 分布式驱动电路及控制方法、显示设备

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080122832A1 (en) * 2006-11-29 2008-05-29 Hong Kong Applied Science and Technology Research Institute Company Limited Image display apparatus
US20080136769A1 (en) * 2006-09-12 2008-06-12 Lg. Philips Lcd Co. Ltd. Backlight driving apparatus
US20080200481A1 (en) * 1998-05-29 2008-08-21 The Scripps Research Institute Method of treatment of myocardial infarction
US20100309100A1 (en) * 2009-06-09 2010-12-09 Cok Ronald S Display device with parallel data distribution
US20110109228A1 (en) * 2009-11-06 2011-05-12 Tsutomu Shimomura System and method for lighting power and control system
US20110148825A1 (en) * 2008-10-10 2011-06-23 Sharp Kabushiki Kaisha Display device and method for driving display device
US20120050343A1 (en) * 2010-08-31 2012-03-01 Samsung Electronics Co., Ltd. Display apparatus and driving apparatus for driving backlight thereof
US20180286300A1 (en) * 2015-09-25 2018-10-04 Apple Inc. Row driver configuration
US20200082751A1 (en) * 2018-09-12 2020-03-12 Prilit Optronics, Inc. Led sensing system and display panel sensing system
US20200312220A1 (en) * 2019-03-29 2020-10-01 Cree, Inc. Active control of light emitting diodes and light emitting diode displays
US10909911B1 (en) * 2020-09-18 2021-02-02 Huayuan Semiconductor (Shenzhen) Limited Company Display device with distributed driver circuits and shared multi-wire communication interface for dimming data
US20210366369A1 (en) * 2020-05-22 2021-11-25 Huayuan Semiconductor (Shenzhen) Limited Company Display device with feedback via parallel connections from distributed driver circuits to a single wire interface

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SG82519A1 (en) * 1993-01-21 2001-08-21 Matsushita Electric Ind Co Ltd Information recording medium and method of fabricating the same
US6677936B2 (en) * 1996-10-31 2004-01-13 Kopin Corporation Color display system for a camera
US6816143B1 (en) * 1999-11-23 2004-11-09 Koninklijke Philips Electronics N.V. Self diagnostic and repair in matrix display panel
GB0403308D0 (en) * 2004-02-14 2004-03-17 Koninkl Philips Electronics Nv Active matrix display devices
KR20090006057A (ko) * 2006-01-09 2009-01-14 이그니스 이노베이션 인크. 능동 매트릭스 디스플레이 회로 구동 방법 및 시스템
US20140176352A1 (en) * 2012-12-21 2014-06-26 Apple Inc. Computer keyboard key scan shared matrix with an individual led per key
KR102242458B1 (ko) * 2014-10-28 2021-04-21 삼성디스플레이 주식회사 전원 전압 강하를 보상하는 표시 장치
US20180090059A1 (en) * 2016-09-23 2018-03-29 Mahdi Farrokh Baroughi Micro light emitting diode testing
CN107633797B (zh) * 2017-09-13 2023-08-08 上海天马微电子有限公司 显示面板及显示装置
US10440786B1 (en) * 2018-05-09 2019-10-08 Infineon Technologies Ag Control circuit and techniques for controlling a LED array

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080200481A1 (en) * 1998-05-29 2008-08-21 The Scripps Research Institute Method of treatment of myocardial infarction
US20080136769A1 (en) * 2006-09-12 2008-06-12 Lg. Philips Lcd Co. Ltd. Backlight driving apparatus
US20080122832A1 (en) * 2006-11-29 2008-05-29 Hong Kong Applied Science and Technology Research Institute Company Limited Image display apparatus
US20110148825A1 (en) * 2008-10-10 2011-06-23 Sharp Kabushiki Kaisha Display device and method for driving display device
US20100309100A1 (en) * 2009-06-09 2010-12-09 Cok Ronald S Display device with parallel data distribution
US20110109228A1 (en) * 2009-11-06 2011-05-12 Tsutomu Shimomura System and method for lighting power and control system
US20120050343A1 (en) * 2010-08-31 2012-03-01 Samsung Electronics Co., Ltd. Display apparatus and driving apparatus for driving backlight thereof
US20180286300A1 (en) * 2015-09-25 2018-10-04 Apple Inc. Row driver configuration
US20200082751A1 (en) * 2018-09-12 2020-03-12 Prilit Optronics, Inc. Led sensing system and display panel sensing system
US20200312220A1 (en) * 2019-03-29 2020-10-01 Cree, Inc. Active control of light emitting diodes and light emitting diode displays
US20210366369A1 (en) * 2020-05-22 2021-11-25 Huayuan Semiconductor (Shenzhen) Limited Company Display device with feedback via parallel connections from distributed driver circuits to a single wire interface
US20210366391A1 (en) * 2020-05-22 2021-11-25 Huayuan Semiconductor (Shenzhen) Limited Company Display device with feedback via serial connections between distributed driver circuits
US20210366374A1 (en) * 2020-05-22 2021-11-25 Huayuan Semiconductor (Shenzhen) Limited Company Display device with distributed arrays of driver circuits and sensors
US11211001B2 (en) * 2020-05-22 2021-12-28 Huayuan Semiconductor (Shenzhen) Limited Company Display device with feedback via serial connections between distributed driver circuits
US10909911B1 (en) * 2020-09-18 2021-02-02 Huayuan Semiconductor (Shenzhen) Limited Company Display device with distributed driver circuits and shared multi-wire communication interface for dimming data

Also Published As

Publication number Publication date
US11436970B2 (en) 2022-09-06
CN113948036A (zh) 2022-01-18
US20220020310A1 (en) 2022-01-20
KR102646130B1 (ko) 2024-03-08
KR20220009903A (ko) 2022-01-25
CN114023248A (zh) 2022-02-08
KR20220009902A (ko) 2022-01-25

Similar Documents

Publication Publication Date Title
US20220020316A1 (en) Display Device With Two-Dimensional Shared Lines For Controlling Distributed Driver Circuits
US11289011B2 (en) Power line communication in a display device with distributed driver circuits
US20210366370A1 (en) Addressing scheme for a display device with distributed sensors in a display area
US11189220B1 (en) Display device with distributed driver circuits switchable between serial and parallel communication modes
KR102416894B1 (ko) 분배된 구동기 회로들 및 디밍 데이터를 위한 공유된 멀티-와이어 통신 인터페이스를 갖는 디스플레이 디바이스
US11393389B2 (en) Power line communication driver circuit
CN112669761B (zh) 一种显示面板及其制备方法、显示装置
US11308890B2 (en) Power line communication signal detector
US11270633B1 (en) Skewing drive times of LED zones in a display device with distributed driver circuits

Legal Events

Date Code Title Description
AS Assignment

Owner name: HUAYUAN SEMICONDUCTOR (SHENZHEN) LIMITED COMPANY, CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GRAY, RICHARD LANDRY;WEI, CHIH-CHANG;ZHENG, JUNJIE;AND OTHERS;SIGNING DATES FROM 20210109 TO 20210113;REEL/FRAME:055077/0017

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE