US20210351374A1 - Display panel and manufacturing method thereof - Google Patents
Display panel and manufacturing method thereof Download PDFInfo
- Publication number
- US20210351374A1 US20210351374A1 US16/619,467 US201916619467A US2021351374A1 US 20210351374 A1 US20210351374 A1 US 20210351374A1 US 201916619467 A US201916619467 A US 201916619467A US 2021351374 A1 US2021351374 A1 US 2021351374A1
- Authority
- US
- United States
- Prior art keywords
- metal wire
- array substrate
- sealant
- clock
- metallic glass
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 24
- 239000000758 substrate Substances 0.000 claims abstract description 152
- 239000002184 metal Substances 0.000 claims abstract description 151
- 239000000565 sealant Substances 0.000 claims abstract description 85
- 239000005300 metallic glass Substances 0.000 claims abstract description 61
- 238000000576 coating method Methods 0.000 claims abstract description 25
- 239000000463 material Substances 0.000 claims abstract description 25
- 239000011248 coating agent Substances 0.000 claims description 20
- 238000000034 method Methods 0.000 claims description 19
- 230000007797 corrosion Effects 0.000 abstract description 9
- 238000005260 corrosion Methods 0.000 abstract description 9
- 230000007547 defect Effects 0.000 abstract description 5
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 abstract description 5
- 230000000694 effects Effects 0.000 abstract description 4
- 230000002708 enhancing effect Effects 0.000 description 5
- 230000008054 signal transmission Effects 0.000 description 4
- 239000004973 liquid crystal related substance Substances 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 239000000470 constituent Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
- H10K50/84—Passivation; Containers; Encapsulations
- H10K50/842—Containers
- H10K50/8426—Peripheral sealing arrangements, e.g. adhesives, sealants
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
-
- H01L51/5246—
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1339—Gaskets; Spacers; Sealing of cells
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/1303—Apparatus specially adapted to the manufacture of LCDs
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1335—Structural association of cells with optical devices, e.g. polarisers or reflectors
- G02F1/133509—Filters, e.g. light shielding masks
- G02F1/133514—Colour filters
-
- H01L27/322—
-
- H01L27/3276—
-
- H01L51/56—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/30—Devices specially adapted for multicolour light emission
- H10K59/38—Devices specially adapted for multicolour light emission comprising colour filters or colour changing media [CCM]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/80—Constructional details
- H10K59/87—Passivation; Containers; Encapsulations
- H10K59/871—Self-supporting sealing arrangements
- H10K59/8722—Peripheral sealing arrangements, e.g. adhesives, sealants
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
-
- H01L2227/323—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/1201—Manufacture or treatment
Definitions
- the present disclosure relates to the field of display technologies, and more particularly to a display panel and manufacturing method thereof.
- Liquid crystal displays are widely used flat panel displays, which mainly implement screen display by modulating intensity of a backlight light field through a liquid crystal switch.
- the array substrate and the color filter substrate often need to be bonded by a sealant.
- the sealant contains a certain amount of water vapor component, the position of the sealant on the conventional liquid crystal display has a risk of being easily corroded, which tends to cause display defects.
- the present disclosure provides a display panel and manufacturing method thereof, so as to reduce the interference of water vapor components in the sealant, and reduce the probability of corrosion to improve the display defects of the clock metal wire, at the same time the clock metal wire is ductile to achieve a more delicate and fine coating process.
- the present disclosure provides a display panel including an array substrate; a clock metal wire for transmitting a signal, the clock metal wire disposed on the array substrate, and material of the clock metal wire includes a microcrystalline metal glass; a sealant coated over the array substrate; and a color filter substrate disposed on the array substrate, wherein the color filter substrate and the array substrate are bonded by the sealant.
- the sealant is further coated on a portion of the clock metal wire.
- the sealant is further coated on a portion of the clock metal wire.
- the sealant is further coated on the clock metal wire.
- the array substrate includes a via hole structure, and the clock metal wire passes through the via hole structure.
- the sealant is further coated on the clock metal wire and the via hole structure.
- between the coating range of the sealant and an edge of the array substrate further comprises an edge distance.
- a ratio of the metallic glass to a metal in the microcrystalline metallic glass is between 5% and 95%.
- a ratio of the metallic glass to a metal in the microcrystalline metallic glass is between 20% and 60%.
- a ratio of the metallic glass to a metal in the microcrystalline metallic glass is between 30% and 50%.
- the present disclosure further provides a display panel, the display panel including: an array substrate; a clock metal wire for transmitting a signal, wherein the clock metal wire is disposed on the array substrate, and material of the clock metal wire comprises a microcrystalline metallic glass, a ratio of the metallic glass to the metal in the microcrystalline metallic glass is between 5% and 95%; a sealant coated over the array substrate and a portion of the clock metal wire; and a color filter substrate disposed above the array substrate, wherein the color filter substrate and the array substrate are bonded by the sealant.
- the present disclosure further provides a method of manufacturing a display panel, comprising: forming an array substrate; forming a clock metal wire on the array substrate, and material of the clock metal wire comprises a microcrystalline metallic glass; forming a sealant on the array substrate; and forming a color filter substrate disposed on the array substrate, wherein the color filter substrate and the array substrate are bonded by the sealant.
- a coating area of the sealant further comprises a portion of the clock metal wire.
- a coating area of the sealant further comprises the metal wire.
- the array substrate comprises a via hole structure, in the process of forming the clock metal wire on the array substrate, and material of the clock metal wire comprises the microcrystalline metallic glass, the clock metal wire passes through the via hole structure.
- the sealant is also coated over the clock metal wire and the via hole structure.
- the array substrate comprises a via hole structure, in the process of forming the clock metal wire on the array substrate, and material of the clock metal wire comprises the microcrystalline metallic glass, the clock metal wire passes through the via hole structure to connect corresponding gate line.
- the sealant on the array substrate before forming the sealant on the array substrate, further according to the size of the array substrate, the size and material of the clock metal wire, and the size of the via hole structure to determine a coating range of the sealant and an edge distance between the sealant and an edge of the array substrate.
- the sealant on the array substrate before forming the sealant on the array substrate, further according to the size of the array substrate, the size and material of the clock metal wire, and the size of the via hole structure to determine a coating range of the sealant and an edge distance between the sealant and an edge of the array substrate.
- a ratio of the metallic glass to the metal in the microcrystalline metallic glass is between 5% and 95%.
- a ratio of the metallic glass to the metal in the microcrystalline metallic glass is between 20% and 60%.
- a ratio of the metallic glass to the metal in the microcrystalline metallic glass is between 30% and 50%.
- the display panel and the manufacturing method thereof includes an array substrate, a clock metal wire for transmitting a signal, wherein material of the clock metal wire includes a microcrystalline metallic glass, a sealant coated over the array substrate, and a color filter substrate disposed on the array substrate, wherein the color filter substrate and the array substrate are bonded by the sealant, so as to reduce the interference of water vapor components in the sealant, and reduce the probability of corrosion to improve the display defects of the clock metal wire, at the same time the clock metal wire is ductile to achieve a more delicate and fine coating process.
- FIG. 1 is a schematic view of a microcrystalline metallic glass material according to an embodiment of the present disclosure.
- FIG. 2 is a schematic diagram showing the layout of an array substrate of an organic light emitting diode display device according to an embodiment of the present disclosure.
- FIG. 3 is a flowchart showing a method of manufacturing the display panel according to an embodiment of the present disclosure.
- the present disclosure provides a display panel including an array substrate; a clock metal wire for transmitting a signal, wherein the clock metal wire is disposed on the array substrate, and material of the clock metal wire includes a microcrystalline metal glass; a sealant coated over the array substrate; and a color filter substrate disposed on the array substrate, wherein the color filter substrate and the array substrate are bonded the sealant.
- FIG. 1 is a schematic view of a microcrystalline metallic glass material according to an embodiment of the present disclosure.
- FIG. 1 is a schematic view showing the structure of a metal 300 , a microcrystalline metallic glass 400 , and a metallic glass 500 , respectively.
- material of the microcrystalline metallic glass 400 includes the metal 300 and the metallic glass 500 .
- composition ratio of the metal 300 and the metallic glass 500 in the microcrystalline metallic glass 400 constituting the clock metal wire in the present disclosure can be adjusted according to the applicable field of the clock metal wire. For example, increasing the proportion of metal 300 in the microcrystalline metallic glass 400 in the clock metal wire increases the ductility and conductivity of the clock metal wire. Increasing the proportion of the metallic glass 500 in the microcrystalline metallic glass 400 in the clock metal wire increases the corrosion resistance of the clocked metal wire.
- a ratio of the metallic glass 500 to the metal 300 in the microcrystalline metallic glass 400 is between 5% and 95%.
- a ratio of the metallic glass 500 to the metal 300 in the microcrystalline metallic glass 400 inside the clock metal wire is between 20% and 60%, thereby improving the corrosion resistance and the ductility of the clock metal wire.
- a ratio of the metallic glass 500 to the metal 300 in the microcrystalline metallic glass 400 inside the clock metal wire is between 30% and 50%, thereby further improving the corrosion resistance of the clock metal wire.
- microcrystalline metallic glass 400 in the constituent material of the clock metal wire, increase the corrosion resistance while providing a low resistivity of the clock metal wire, making the clock metal wire has good signal transmission, at the same time the clock metal wire is ductile to achieve a more delicate and fine coating process.
- the array substrate includes a via hole structure, and the clock metal wire is connected to other lines through the via hole structure for signal transmission without affecting the overall thickness of the array substrate, further simplified the wiring arrangement of the clock metal wire.
- the array substrate includes a via hole structure, and the clock metal wire is connected to the corresponding gate line through the via hole structure for signal transmission, without further affecting the overall thickness of the array substrate, further simplified the arrangement of the clock metal wire.
- the sealant is further coated on the clock metal wire and the via hole structure, by directly coating the sealant on the clock metal wire and the via hole structure, increasing a contact area between the array substrate and the color filter substrate, enhancing the bonding effect between the array substrate and the color filter substrate.
- the sealant is further coated on a portion of the clock metal wire, by coating the sealant on a portion of the clock metal wire, increasing a contact area between the array substrate and the color filter substrate, enhancing the bonding effect between the array substrate and the color filter substrate.
- the sealant is further coated on the clock metal wire, by coating the sealant on the clock metal wire, increasing a contact area between the array substrate and the color filter substrate, enhancing the bonding effect between the array substrate and the color filter substrate.
- the coating region of the sealant has an edge distance from the edge of the array substrate of the OLED display device, by preserving the edge distance in advance, increasing the adhesion between the array substrate and the color filter substrate, and reducing the probability that the sealant overflows the joint between the array substrate and the color filter substrate, after the array substrate is bonded to the color filter substrate.
- FIG. 2 is a schematic diagram showing the layout of an array substrate of an organic light emitting diode display device according to an embodiment of the present disclosure.
- the array substrate A 2 of the OLED display device includes: a first clock bus line CK 1 , a first clock metal wire 10 connected to the first clock bus line CK 1 , and a first via hole structure 11 disposed on the first clock bus line CK 1 , the first clock metal wire 10 pass through the first via hole structure 11 ; a second clock bus line CK 2 , a second clock metal wire 20 connected to the second clock bus line CK 2 , and a second via hole structure 21 disposed on the second clock bus line CK 2 , the second clock metal wire 20 pass through the second via hole structure 21 ; a third clock bus line CK 3 , a third clock metal wire 30 connected to the third clock bus line CK 3 , and a third via hole structure 31 disposed on the third clock bus line CK 3 , the third clock metal wire 30 pass through the third via hole structure 31
- the coating range 100 of the sealant and the edge 200 of the array substrate of the OLED display device are separated by an edge distance 210 , by reserving the edge distance 210 in advance, reducing the probability that the sealant overflows the joint surface of the array substrate A 2 and the color filter substrate. After the array substrate A 2 and the color filter substrate are bonded, optimizing the coated frame coating position, reducing the production cost of the organic light emitting diode display device.
- the sealant is further coated on a portion of the clock metal wire. Taking the embodiment disclosed in FIG. 2 as an example, a portion of the first clock metal wire 10 , a portion of the second clock metal wire 20 , a portion of the third clock metal wire 30 , and a portion of the fourth clock metal wire 40 are disposed within the coating range 100 of the sealant.
- the disclosure is not limited thereto.
- the array substrate, the clock metal wire, and the via hole structure are coated with a sealant; in other words, the sealant is simultaneously coated on the array substrate, the clock metal wire, and the via hole structure to enhance an adhesion with other adhesion components.
- FIG. 3 is a flowchart showing a method of manufacturing the display panel according to an embodiment of the present disclosure.
- the present disclosure further provides a method for manufacturing a display panel, including:
- Process S 1 forming an array substrate
- Process S 2 forming a clock metal wire on the array substrate, and material of the clock metal wire includes a microcrystalline metallic glass material;
- Process S 3 forming a sealant on the array substrate.
- Process S 4 forming a color filter substrate disposed on the array substrate, wherein the color filter substrate and the array substrate are bonded by the sealant.
- a coating area of the sealant further includes a portion of the clock metal wire.
- the array substrate is provided with a via hole structure, and the clock metal wire passes through the via hole structure, and in the process S 2 of forming the clock metal wire on the array substrate, and material of the clock metal wire comprises the microcrystalline metallic glass, the clock metal wire passes through the via hole structure.
- the clock metal wire is connected to the corresponding gate line through the via hole structure for signal transmission, which does not affect the overall thickness of the array substrate, and simplifies the arrangement of the clock metal wire.
- the sealant in the process S 3 of forming the sealant on the array substrate, is also coated over the clock metal wire and the via hole structure, the coated region of the sealant further includes a clock metal wire and a via hole structure.
- the process S 3 of forming a sealant on the array substrate further according to the size of the array substrate, the size and material of the clock metal wire, and the size of the via hole structure to determine a coating range of the sealant and an edge distance between the sealant and an edge of the array substrate. by preserving the spaced edge distance in advance, reducing the probability that the sealant overflows the joint between the array substrate and the color filter substrate, after the array substrate is bonded to the color filter substrate, optimizing the coated frame coating position, reducing the production cost of the organic light emitting diode display device.
- the display panel and the manufacturing method thereof provided by the present disclosure includes an array substrate, a clock metal wire for transmitting a signal, wherein material of the clock metal wire includes a microcrystalline metallic glass, a sealant coated over the array substrate, and a color filter substrate disposed on the array substrate, wherein the color filter substrate and the array substrate are bonded by the sealant, so as to reduce the interference of water vapor components in the sealant, and reduce the probability of corrosion to improve the display defects of the clock metal wire, at the same time the clock metal wire is ductile to achieve a more delicate and fine coating process.
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Optics & Photonics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
A display panel and a manufacturing method thereof, including an array substrate, a clock metal wire for transmitting a signal, wherein material of the clock metal wire includes a microcrystalline metallic glass, a sealant, and a color filter substrate, so as to reduce the interference of water vapor components in the sealant at the via position of the clock metal wire, and reduce the probability of corrosion of the clock metal wire to improve the display defects caused by the corrosion of the clock metal wire, and to facilitate the effect of a more delicate and fine coating process.
Description
- The present disclosure relates to the field of display technologies, and more particularly to a display panel and manufacturing method thereof.
- Liquid crystal displays are widely used flat panel displays, which mainly implement screen display by modulating intensity of a backlight light field through a liquid crystal switch. In manufacturing, the array substrate and the color filter substrate often need to be bonded by a sealant.
- Because the sealant contains a certain amount of water vapor component, the position of the sealant on the conventional liquid crystal display has a risk of being easily corroded, which tends to cause display defects.
- Therefore, there is need to provide a display panel and manufacturing method thereof to solve the problems of the prior art.
- In order to solve the above problems, the present disclosure provides a display panel and manufacturing method thereof, so as to reduce the interference of water vapor components in the sealant, and reduce the probability of corrosion to improve the display defects of the clock metal wire, at the same time the clock metal wire is ductile to achieve a more delicate and fine coating process.
- In order to achieve the above object, the present disclosure provides a display panel including an array substrate; a clock metal wire for transmitting a signal, the clock metal wire disposed on the array substrate, and material of the clock metal wire includes a microcrystalline metal glass; a sealant coated over the array substrate; and a color filter substrate disposed on the array substrate, wherein the color filter substrate and the array substrate are bonded by the sealant.
- In an embodiment of the present disclosure, the sealant is further coated on a portion of the clock metal wire.
- In an embodiment of the disclosure, the sealant is further coated on a portion of the clock metal wire.
- In an embodiment of the present disclosure, the sealant is further coated on the clock metal wire.
- In an embodiment of the present disclosure, the array substrate includes a via hole structure, and the clock metal wire passes through the via hole structure.
- In an embodiment of the present disclosure, the sealant is further coated on the clock metal wire and the via hole structure.
- In an embodiment of the present disclosure, between the coating range of the sealant and an edge of the array substrate further comprises an edge distance.
- In an embodiment of the present disclosure, a ratio of the metallic glass to a metal in the microcrystalline metallic glass is between 5% and 95%.
- In an embodiment of the present disclosure, a ratio of the metallic glass to a metal in the microcrystalline metallic glass is between 20% and 60%.
- In an embodiment of the present disclosure, a ratio of the metallic glass to a metal in the microcrystalline metallic glass is between 30% and 50%.
- To achieve the above objective, the present disclosure further provides a display panel, the display panel including: an array substrate; a clock metal wire for transmitting a signal, wherein the clock metal wire is disposed on the array substrate, and material of the clock metal wire comprises a microcrystalline metallic glass, a ratio of the metallic glass to the metal in the microcrystalline metallic glass is between 5% and 95%; a sealant coated over the array substrate and a portion of the clock metal wire; and a color filter substrate disposed above the array substrate, wherein the color filter substrate and the array substrate are bonded by the sealant.
- In order to achieve the above object, the present disclosure further provides a method of manufacturing a display panel, comprising: forming an array substrate; forming a clock metal wire on the array substrate, and material of the clock metal wire comprises a microcrystalline metallic glass; forming a sealant on the array substrate; and forming a color filter substrate disposed on the array substrate, wherein the color filter substrate and the array substrate are bonded by the sealant.
- In an embodiment of the present disclosure, wherein in the process of forming the sealant on the array substrate, a coating area of the sealant further comprises a portion of the clock metal wire.
- In an embodiment of the present disclosure, wherein in the process of forming the sealant on the array substrate, a coating area of the sealant further comprises the metal wire.
- In an embodiment of the present disclosure, the array substrate comprises a via hole structure, in the process of forming the clock metal wire on the array substrate, and material of the clock metal wire comprises the microcrystalline metallic glass, the clock metal wire passes through the via hole structure.
- In an embodiment of the present disclosure, wherein in the process of forming the sealant on the array substrate, the sealant is also coated over the clock metal wire and the via hole structure.
- In an embodiment of the present disclosure, the array substrate comprises a via hole structure, in the process of forming the clock metal wire on the array substrate, and material of the clock metal wire comprises the microcrystalline metallic glass, the clock metal wire passes through the via hole structure to connect corresponding gate line.
- In an embodiment of the present disclosure, before forming the sealant on the array substrate, further according to the size of the array substrate, the size and material of the clock metal wire, and the size of the via hole structure to determine a coating range of the sealant and an edge distance between the sealant and an edge of the array substrate.
- In an embodiment of the present disclosure, before forming the sealant on the array substrate, further according to the size of the array substrate, the size and material of the clock metal wire, and the size of the via hole structure to determine a coating range of the sealant and an edge distance between the sealant and an edge of the array substrate.
- In an embodiment of the present disclosure, a ratio of the metallic glass to the metal in the microcrystalline metallic glass is between 5% and 95%.
- In an embodiment of the present disclosure, a ratio of the metallic glass to the metal in the microcrystalline metallic glass is between 20% and 60%.
- In an embodiment of the present disclosure, a ratio of the metallic glass to the metal in the microcrystalline metallic glass is between 30% and 50%.
- In order to make the above description of the present disclosure more comprehensible, the preferred embodiments are described below, and in conjunction with the figures, the detailed description is as follows:
- Compared with the prior art, the display panel and the manufacturing method thereof provided by the present disclosure includes an array substrate, a clock metal wire for transmitting a signal, wherein material of the clock metal wire includes a microcrystalline metallic glass, a sealant coated over the array substrate, and a color filter substrate disposed on the array substrate, wherein the color filter substrate and the array substrate are bonded by the sealant, so as to reduce the interference of water vapor components in the sealant, and reduce the probability of corrosion to improve the display defects of the clock metal wire, at the same time the clock metal wire is ductile to achieve a more delicate and fine coating process.
-
FIG. 1 is a schematic view of a microcrystalline metallic glass material according to an embodiment of the present disclosure. -
FIG. 2 is a schematic diagram showing the layout of an array substrate of an organic light emitting diode display device according to an embodiment of the present disclosure. -
FIG. 3 is a flowchart showing a method of manufacturing the display panel according to an embodiment of the present disclosure. - In order to make the above description of the present disclosure and other objects, features, and advantages of the present disclosure more comprehensible, preferred embodiments are described below, and are described in detail below with reference to the accompanying drawings. Furthermore, directional terms described by the present disclosure, such as up, down, top, bottom, front, back, left, right, inner, outer, side, surrounding, center, horizontal, vertical, longitudinal, axial, radial, uppermost or lowermost, etc., are only directions by referring to the accompanying drawings, and thus the used terms are used only for the purpose of describing embodiments of the present disclosure and are not intended to be limiting of the present disclosure.
- In the drawings, units with similar structures are labeled with the same reference number.
- In order to achieve the above object, the present disclosure provides a display panel including an array substrate; a clock metal wire for transmitting a signal, wherein the clock metal wire is disposed on the array substrate, and material of the clock metal wire includes a microcrystalline metal glass; a sealant coated over the array substrate; and a color filter substrate disposed on the array substrate, wherein the color filter substrate and the array substrate are bonded the sealant.
- Please refer to
FIG. 1 ,FIG. 1 is a schematic view of a microcrystalline metallic glass material according to an embodiment of the present disclosure.FIG. 1 is a schematic view showing the structure of ametal 300, a microcrystallinemetallic glass 400, and ametallic glass 500, respectively. As shown inFIG. 1 , material of the microcrystallinemetallic glass 400 includes themetal 300 and themetallic glass 500. - Further, the composition ratio of the
metal 300 and themetallic glass 500 in the microcrystallinemetallic glass 400 constituting the clock metal wire in the present disclosure can be adjusted according to the applicable field of the clock metal wire. For example, increasing the proportion ofmetal 300 in the microcrystallinemetallic glass 400 in the clock metal wire increases the ductility and conductivity of the clock metal wire. Increasing the proportion of themetallic glass 500 in the microcrystallinemetallic glass 400 in the clock metal wire increases the corrosion resistance of the clocked metal wire. - In an embodiment of the present disclosure, for the microcrystalline
metallic glass 400 of the clock metal wire, a ratio of themetallic glass 500 to themetal 300 in the microcrystallinemetallic glass 400 is between 5% and 95%. - In an embodiment of the present disclosure, a ratio of the
metallic glass 500 to themetal 300 in the microcrystallinemetallic glass 400 inside the clock metal wire is between 20% and 60%, thereby improving the corrosion resistance and the ductility of the clock metal wire. - In an embodiment of the present disclosure, a ratio of the
metallic glass 500 to themetal 300 in the microcrystallinemetallic glass 400 inside the clock metal wire is between 30% and 50%, thereby further improving the corrosion resistance of the clock metal wire. - In other words, by providing the microcrystalline
metallic glass 400 in the constituent material of the clock metal wire, increase the corrosion resistance while providing a low resistivity of the clock metal wire, making the clock metal wire has good signal transmission, at the same time the clock metal wire is ductile to achieve a more delicate and fine coating process. - In an embodiment of the present disclosure, the array substrate includes a via hole structure, and the clock metal wire is connected to other lines through the via hole structure for signal transmission without affecting the overall thickness of the array substrate, further simplified the wiring arrangement of the clock metal wire.
- In an embodiment of the present disclosure, the array substrate includes a via hole structure, and the clock metal wire is connected to the corresponding gate line through the via hole structure for signal transmission, without further affecting the overall thickness of the array substrate, further simplified the arrangement of the clock metal wire.
- In an embodiment of the present disclosure, the sealant is further coated on the clock metal wire and the via hole structure, by directly coating the sealant on the clock metal wire and the via hole structure, increasing a contact area between the array substrate and the color filter substrate, enhancing the bonding effect between the array substrate and the color filter substrate.
- In an embodiment of the present disclosure, the sealant is further coated on a portion of the clock metal wire, by coating the sealant on a portion of the clock metal wire, increasing a contact area between the array substrate and the color filter substrate, enhancing the bonding effect between the array substrate and the color filter substrate.
- In an embodiment of the present disclosure, the sealant is further coated on the clock metal wire, by coating the sealant on the clock metal wire, increasing a contact area between the array substrate and the color filter substrate, enhancing the bonding effect between the array substrate and the color filter substrate.
- In an embodiment of the present disclosure, the coating region of the sealant has an edge distance from the edge of the array substrate of the OLED display device, by preserving the edge distance in advance, increasing the adhesion between the array substrate and the color filter substrate, and reducing the probability that the sealant overflows the joint between the array substrate and the color filter substrate, after the array substrate is bonded to the color filter substrate.
- Please refer to
FIG. 2 .FIG. 2 is a schematic diagram showing the layout of an array substrate of an organic light emitting diode display device according to an embodiment of the present disclosure. The array substrate A2 of the OLED display device includes: a first clock bus line CK1, a firstclock metal wire 10 connected to the first clock bus line CK1, and a firstvia hole structure 11 disposed on the first clock bus line CK1, the firstclock metal wire 10 pass through the firstvia hole structure 11; a second clock bus line CK2, a second clock metal wire 20 connected to the second clock bus line CK2, and a secondvia hole structure 21 disposed on the second clock bus line CK2, the second clock metal wire 20 pass through the secondvia hole structure 21; a third clock bus line CK3, a thirdclock metal wire 30 connected to the third clock bus line CK3, and a thirdvia hole structure 31 disposed on the third clock bus line CK3, the thirdclock metal wire 30 pass through the thirdvia hole structure 31; a fourth clock bus line CK4, a fourth clock metal wire 40 connected to the fourth clock bus line CK4, and a fourthvia hole structure 41 disposed on the fourth clock bus line CK4, the fourth clock metal wire 40 pass through the fourthvia hole structure 41; a fifth clock bus line CK5, a fifth clock metal wire 50 connected to the fifth clock bus line CK5, and a fifthvia hole structure 51 disposed on the fifth clock bus line CK5, the fifth clock metal wire 50 pass through the fifthvia hole structure 51; a sixth clock bus line CK6, a sixth clock metal wire 60 connected to the sixth clock bus line CK6, and a sixthvia hole structure 61 disposed on the sixth clock bus line CK6, the sixth clock metal wire 60 pass through the sixthvia hole structure 61; a seventh clock bus line CK7, a seventhclock metal wire 70 connected to the seventh clock bus line CK7, and a seventhvia hole structure 71 disposed on the seventh clock bus line CK7, the seventhclock metal wire 70 pass through the seventhvia hole structure 71; an eighth clock bus line CK8, a eighth clock metal wire 80 connected to the eighth clock bus line CK8, and a eighthvia hole structure 81 disposed on the eighth clock bus line CK8, the eighth clock metal wire 80 pass through the eighthvia hole structure 81. - The
coating range 100 of the sealant and the edge 200 of the array substrate of the OLED display device are separated by anedge distance 210, by reserving theedge distance 210 in advance, reducing the probability that the sealant overflows the joint surface of the array substrate A2 and the color filter substrate. After the array substrate A2 and the color filter substrate are bonded, optimizing the coated frame coating position, reducing the production cost of the organic light emitting diode display device. - In an embodiment of the present disclosure, the sealant is further coated on a portion of the clock metal wire. Taking the embodiment disclosed in
FIG. 2 as an example, a portion of the firstclock metal wire 10, a portion of the second clock metal wire 20, a portion of the thirdclock metal wire 30, and a portion of the fourth clock metal wire 40 are disposed within thecoating range 100 of the sealant. - However, the disclosure is not limited thereto. In an embodiment of the present disclosure, the array substrate, the clock metal wire, and the via hole structure are coated with a sealant; in other words, the sealant is simultaneously coated on the array substrate, the clock metal wire, and the via hole structure to enhance an adhesion with other adhesion components.
- Please refer to
FIG. 3 .FIG. 3 is a flowchart showing a method of manufacturing the display panel according to an embodiment of the present disclosure. To achieve the above object, the present disclosure further provides a method for manufacturing a display panel, including: - Process S1: forming an array substrate;
- Process S2: forming a clock metal wire on the array substrate, and material of the clock metal wire includes a microcrystalline metallic glass material;
- Process S3: forming a sealant on the array substrate; and
- Process S4: forming a color filter substrate disposed on the array substrate, wherein the color filter substrate and the array substrate are bonded by the sealant.
- In an embodiment of the present disclosure, wherein in the process S3 of forming the sealant on the array substrate, a coating area of the sealant further includes a portion of the clock metal wire. By coating a sealant on a portion of the clock metal wire, increasing the contact area of the sealant between the array substrate and the color filter substrate, and enhancing the adhesion between the array substrate and the color filter substrate.
- In an embodiment of the present disclosure, the array substrate is provided with a via hole structure, and the clock metal wire passes through the via hole structure, and in the process S2 of forming the clock metal wire on the array substrate, and material of the clock metal wire comprises the microcrystalline metallic glass, the clock metal wire passes through the via hole structure. By the arrangement of the via hole structure, the clock metal wire is connected to the corresponding gate line through the via hole structure for signal transmission, which does not affect the overall thickness of the array substrate, and simplifies the arrangement of the clock metal wire.
- In an embodiment of the present disclosure, in the process S3 of forming the sealant on the array substrate, the sealant is also coated over the clock metal wire and the via hole structure, the coated region of the sealant further includes a clock metal wire and a via hole structure. By applying a sealant on the clock metal wire and the via hole structure, increasing the contact area of the sealant between the array substrate and the color filter substrate, and enhancing the adhesion between the array substrate and the color filter substrate.
- In an embodiment of the present disclosure, before the process S3 of forming a sealant on the array substrate, further according to the size of the array substrate, the size and material of the clock metal wire, and the size of the via hole structure to determine a coating range of the sealant and an edge distance between the sealant and an edge of the array substrate. by preserving the spaced edge distance in advance, reducing the probability that the sealant overflows the joint between the array substrate and the color filter substrate, after the array substrate is bonded to the color filter substrate, optimizing the coated frame coating position, reducing the production cost of the organic light emitting diode display device.
- The display panel and the manufacturing method thereof provided by the present disclosure includes an array substrate, a clock metal wire for transmitting a signal, wherein material of the clock metal wire includes a microcrystalline metallic glass, a sealant coated over the array substrate, and a color filter substrate disposed on the array substrate, wherein the color filter substrate and the array substrate are bonded by the sealant, so as to reduce the interference of water vapor components in the sealant, and reduce the probability of corrosion to improve the display defects of the clock metal wire, at the same time the clock metal wire is ductile to achieve a more delicate and fine coating process.
- The above description is only a preferred embodiment of the present disclosure, and it should be noted that those skilled in the art can also make several improvements and refinements without departing from the principles of the present disclosure. These improvements and refinements should also be considered as in the protected scope of present disclosure.
Claims (20)
1. A display panel, comprising:
an array substrate;
a clock metal wire for transmitting a signal, wherein the clock metal wire is disposed on the array substrate, and material of the clock metal wire comprises a microcrystalline metallic glass;
a sealant coated over the array substrate; and
a color filter substrate disposed on the array substrate, wherein the color filter substrate and the array substrate are bonded by the sealant.
2. The display panel as claimed in claim 1 , wherein the sealant is further coated on a portion of the clock metal wire.
3. The display panel as claimed in claim 1 , wherein the sealant is further coated on the clock metal wire.
4. The display panel as claimed in claim 1 , wherein the array substrate comprises a via hole structure, and the clock metal wire passes through the via hole structure.
5. The display panel as claimed in claim 4 , wherein the sealant is further coated on the clock metal wire and the via hole structure.
6. The display panel as claimed in claim 1 , wherein between a coating range of the sealant and an edge of the array substrate further comprises an edge distance.
7. The display panel as claimed in claim 1 , wherein a ratio of the metallic glass to a metal in the microcrystalline metallic glass is between 5% and 95%.
8. The display panel as claimed in claim 1 , wherein a ratio of the metallic glass to a metal in the microcrystalline metallic glass is between 20% and 60%.
9. The display panel as claimed in claim 1 , wherein a ratio of the metallic glass to a metal in the microcrystalline metallic glass is between 30% and 50%.
10. A display panel, comprising:
an array substrate;
a clock metal wire for transmitting a signal, wherein the clock metal wire is disposed on the array substrate, and material of the clock metal wire comprises a microcrystalline metallic glass, a ratio of the metallic glass to the metal in the microcrystalline metallic glass is between 5% and 95%;
a sealant coated over the array substrate and a portion of the clock metal wire; and
a color filter substrate disposed above the array substrate, wherein the color filter substrate and the array substrate are bonded by the sealant.
11. A method of manufacturing a display panel, comprising:
forming an array substrate;
forming a clock metal wire on the array substrate, and material of the clock metal wire comprises a microcrystalline metallic glass;
forming a sealant on the array substrate; and
forming a color filter substrate disposed on the array substrate, wherein the color filter substrate and the array substrate are bonded by the sealant.
12. The method of manufacturing the display panel as claimed in claim 11 , wherein in the process of forming the sealant on the array substrate, a coating area of the sealant further comprises a portion of the clock metal wire.
13. The method of manufacturing the display panel as claimed in claim 11 , wherein in the process of forming the sealant on the array substrate, a coating area of the sealant further comprises the metal wire.
14. The method of manufacturing the display panel as claimed in claim 11 , wherein the array substrate comprises a via hole structure, in the process of forming the clock metal wire on the array substrate, and material of the clock metal wire comprises the microcrystalline metallic glass, the clock metal wire passes through the via hole structure.
15. The method of manufacturing the display panel as claimed in claim 14 , wherein in the process of forming the sealant on the array substrate, the sealant is also coated over the clock metal wire and the via hole structure.
16. The method of manufacturing the display panel as claimed in claim 11 , wherein the array substrate comprises a via hole structure, in the process of forming the clock metal wire on the array substrate, and material of the clock metal wire comprises the microcrystalline metallic glass, the clock metal wire passes through the via hole structure to connect corresponding gate line.
17. The method of manufacturing the display panel as claimed in claim 15 , wherein before forming the sealant on the array substrate, further according to the size of the array substrate, the size and material of the clock metal wire, and the size of the via hole structure to determine a coating range of the sealant and an edge distance between the sealant and an edge of the array substrate.
18. The method of manufacturing the display panel as claimed in claim 11 , wherein a ratio of the metallic glass to the metal in the microcrystalline metallic glass is between 5% and 95%.
19. The method of manufacturing the display panel as claimed in claim 11 , wherein a ratio of the metallic glass to the metal in the microcrystalline metallic glass is between 20% and 60%.
20. The method of manufacturing the display panel as claimed in claim 11 , wherein a ratio of the metallic glass to the metal in the microcrystalline metallic glass is between 30% and 50%.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910766720.1A CN110488541A (en) | 2019-08-20 | 2019-08-20 | Display panel and its manufacturing method |
CN201910766720.1 | 2019-08-20 | ||
PCT/CN2019/117780 WO2021031402A1 (en) | 2019-08-20 | 2019-11-13 | Display panel and manufacturing method therefor |
Publications (2)
Publication Number | Publication Date |
---|---|
US20210351374A1 true US20210351374A1 (en) | 2021-11-11 |
US11183662B1 US11183662B1 (en) | 2021-11-23 |
Family
ID=68552151
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/619,467 Active 2040-06-23 US11183662B1 (en) | 2019-08-20 | 2019-11-13 | Display panel and manufacturing method thereof |
Country Status (3)
Country | Link |
---|---|
US (1) | US11183662B1 (en) |
CN (1) | CN110488541A (en) |
WO (1) | WO2021031402A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110396315B (en) * | 2019-07-22 | 2020-11-10 | 深圳市华星光电技术有限公司 | Modified repair liquid, preparation method and method for repairing color resistance |
CN114335401A (en) * | 2020-09-30 | 2022-04-12 | 咸阳虹微新型显示技术有限公司 | OLED display panel preparation method, OLED display panel and OLED display |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8071183B2 (en) * | 2006-06-02 | 2011-12-06 | Hitachi Displays, Ltd. | Display apparatus |
CN101546069B (en) * | 2008-03-26 | 2012-11-21 | 北京京东方光电科技有限公司 | Liquid crystal display panel structure and manufacturing method thereof |
CN101414066B (en) * | 2008-11-13 | 2010-06-02 | 昆山龙腾光电有限公司 | Liquid crystal display module group and LCD device |
CN101706631B (en) * | 2009-11-03 | 2011-12-28 | 深超光电(深圳)有限公司 | Display panel |
CN102033363B (en) * | 2010-11-16 | 2013-09-04 | 华映视讯(吴江)有限公司 | Liquid crystal display panel and forming method of liquid crystal layer thereof |
JP2012255840A (en) * | 2011-06-07 | 2012-12-27 | Japan Display West Co Ltd | Display device and electronic apparatus |
CN102902095B (en) | 2012-10-09 | 2015-01-07 | 京东方科技集团股份有限公司 | Liquid crystal device and manufacturing method thereof |
JP6502178B2 (en) * | 2015-05-29 | 2019-04-17 | 株式会社ジャパンディスプレイ | Display device |
KR102492134B1 (en) * | 2016-07-29 | 2023-01-27 | 트리나미엑스 게엠베하 | Detectors for optical sensors and optical detection |
JP2018146923A (en) * | 2017-03-09 | 2018-09-20 | 株式会社ジャパンディスプレイ | Liquid crystal display device |
CN106882924A (en) * | 2017-03-13 | 2017-06-23 | 信利光电股份有限公司 | One type of metal glass cover-plate manufacture craft and electronic product |
JP2019040037A (en) * | 2017-08-24 | 2019-03-14 | 株式会社ジャパンディスプレイ | Liquid crystal display device |
CN107783342A (en) * | 2017-10-30 | 2018-03-09 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and preparation method thereof |
CN110097998B (en) * | 2018-01-31 | 2021-06-15 | 上海宝银电子材料有限公司 | Conductive silver paste for transfer printing process touch screen and preparation method thereof |
CN108863085A (en) * | 2018-06-29 | 2018-11-23 | 安徽新瑞重工股份有限公司 | A kind of devitrified glass and preparation method thereof |
CN109407434B (en) * | 2018-11-22 | 2020-11-24 | 武汉华星光电技术有限公司 | Liquid crystal display device having a plurality of pixel electrodes |
CN109375442B (en) * | 2018-12-20 | 2021-08-06 | 深圳市华星光电半导体显示技术有限公司 | Display panel and display device |
CN110109287A (en) * | 2019-04-10 | 2019-08-09 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and liquid crystal display device |
-
2019
- 2019-08-20 CN CN201910766720.1A patent/CN110488541A/en active Pending
- 2019-11-13 US US16/619,467 patent/US11183662B1/en active Active
- 2019-11-13 WO PCT/CN2019/117780 patent/WO2021031402A1/en active Application Filing
Also Published As
Publication number | Publication date |
---|---|
CN110488541A (en) | 2019-11-22 |
US11183662B1 (en) | 2021-11-23 |
WO2021031402A1 (en) | 2021-02-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103311265B (en) | Organic LED display panel and manufacture method thereof | |
US9582110B2 (en) | Display panel and method of repairing the same | |
US10096664B2 (en) | Flexible organic light emitting display manufacturing method | |
CN102998865B (en) | Array substrate, as well as manufacture method and display device thereof | |
US9146436B2 (en) | Liquid crystal panel | |
CN202693965U (en) | Array substrate and display device | |
US11183662B1 (en) | Display panel and manufacturing method thereof | |
CN103066078B (en) | Display panel and method for manufacturing the same | |
TWI504969B (en) | Display panel and display device | |
US20160005766A1 (en) | Array substrate, method for manufacturing the same, display device | |
US9627466B2 (en) | Display panel | |
CN103293807A (en) | Array substrate and manufacturing method thereof and display panel | |
US10180611B2 (en) | Display panel and thin film transistor array substrate | |
US11206733B2 (en) | Display device and bezel substrate thereof | |
CN102650780B (en) | Pixel structure, LCD (liquid crystal display) panel and manufacturing method | |
US20160380009A1 (en) | Thin film transistor array substrate and manufacturing method thereof | |
US11456429B2 (en) | Array substrate and display device having the same | |
US11195890B2 (en) | Display panel comprising gate metal layer electrically connected to metal connection region via through hole and method of manufacturing same | |
CN107170757B (en) | A kind of array substrate and preparation method thereof | |
US10211234B2 (en) | Display panel | |
US20160209714A1 (en) | Display device and manufacturing method thereof | |
US20220130917A1 (en) | Display panel | |
CN203644784U (en) | Organic light-emitting double face display device | |
US9530803B2 (en) | Electrical connection structure with via hole, array substrate and display device | |
US11257882B2 (en) | Active-matrix organic light-emitting diode (AMOLED) display module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MIAO, JIE;REEL/FRAME:051183/0516 Effective date: 20191125 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |