US20210351191A1 - Method for forming a mfmis memory device - Google Patents
Method for forming a mfmis memory device Download PDFInfo
- Publication number
- US20210351191A1 US20210351191A1 US16/866,727 US202016866727A US2021351191A1 US 20210351191 A1 US20210351191 A1 US 20210351191A1 US 202016866727 A US202016866727 A US 202016866727A US 2021351191 A1 US2021351191 A1 US 2021351191A1
- Authority
- US
- United States
- Prior art keywords
- gate electrode
- source
- drain region
- layer
- internal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title abstract description 56
- 239000004065 semiconductor Substances 0.000 claims abstract description 150
- 238000000926 separation method Methods 0.000 claims description 2
- 239000003990 capacitor Substances 0.000 description 100
- 230000005684 electric field Effects 0.000 description 51
- 229910052751 metal Inorganic materials 0.000 description 39
- 239000002184 metal Substances 0.000 description 39
- 230000008569 process Effects 0.000 description 28
- 239000000463 material Substances 0.000 description 22
- 239000000758 substrate Substances 0.000 description 20
- 238000003491 array Methods 0.000 description 18
- 238000005530 etching Methods 0.000 description 17
- 238000000151 deposition Methods 0.000 description 16
- 125000006850 spacer group Chemical group 0.000 description 15
- 230000004888 barrier function Effects 0.000 description 13
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 13
- 229920005591 polysilicon Polymers 0.000 description 13
- -1 SiO2) Chemical compound 0.000 description 10
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 10
- 238000002955 isolation Methods 0.000 description 9
- 238000000059 patterning Methods 0.000 description 9
- 229910052814 silicon oxide Inorganic materials 0.000 description 9
- 229910052581 Si3N4 Inorganic materials 0.000 description 8
- 230000014759 maintenance of location Effects 0.000 description 8
- 238000000206 photolithography Methods 0.000 description 8
- 229910021332 silicide Inorganic materials 0.000 description 8
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 8
- 229910052721 tungsten Inorganic materials 0.000 description 8
- 239000010937 tungsten Substances 0.000 description 8
- 230000003647 oxidation Effects 0.000 description 7
- 238000007254 oxidation reaction Methods 0.000 description 7
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 7
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 6
- 239000004020 conductor Substances 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 239000012212 insulator Substances 0.000 description 6
- 230000010287 polarization Effects 0.000 description 6
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 6
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000001312 dry etching Methods 0.000 description 4
- 229910000449 hafnium oxide Inorganic materials 0.000 description 4
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 4
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 2
- 229910052746 lanthanum Inorganic materials 0.000 description 2
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 229910052712 strontium Inorganic materials 0.000 description 2
- CIOAGBVUUVVLOB-UHFFFAOYSA-N strontium atom Chemical compound [Sr] CIOAGBVUUVVLOB-UHFFFAOYSA-N 0.000 description 2
- 229910052726 zirconium Inorganic materials 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 230000009257 reactivity Effects 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000036962 time dependent Effects 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
- H10B53/20—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B51/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors
- H10B51/30—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors characterised by the memory core region
-
- H01L27/1159—
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
-
- H01L27/11592—
-
- H01L27/11595—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40111—Multistep manufacturing processes for data storage electrodes the electrodes comprising a layer which is used for its ferroelectric properties
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6684—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a ferroelectric gate insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/78391—Field effect transistors with field effect produced by an insulated gate the gate comprising a layer which is used for its ferroelectric properties
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B51/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors
- H10B51/20—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors characterised by the three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B51/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors
- H10B51/40—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B51/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors
- H10B51/50—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors characterised by the boundary region between the core and peripheral circuit regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
- H10B53/30—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
- H10B53/50—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the boundary region between the core and peripheral circuit regions
Definitions
- Two-dimensional (2D) memory arrays are prevalent in electronic devices and may include, for example, NOR flash memory arrays, NAND flash memory arrays, dynamic random-access memory (DRAM) arrays, and so on.
- 2D memory arrays are reaching scaling limits and are hence reaching limits on memory density.
- Three-dimensional (3D) memory arrays are a promising candidate for increasing memory density and may include, for example, 3D NAND flash memory arrays, 3D NOR flash memory arrays, and so on.
- FIGS. 1A-1C illustrate various views of some embodiments of a MFMIS memory cell.
- FIGS. 2A-2C illustrate various views of some embodiments of a three-dimensional (3D) memory array comprising MFMIS memory cells configured as in FIGS. 1A-1C .
- FIGS. 3A-3E illustrate cross-sectional views of various alternative embodiments of the 3D memory array of FIGS. 2A-2C .
- FIGS. 4A-4C illustrate various views of some embodiments of an integrated circuit (IC) comprising the 3D memory array of FIGS. 2A-2C .
- IC integrated circuit
- FIG. 5 illustrates a perspective view of some embodiments of a pair of neighboring rows in the 3D memory array of FIGS. 4A-4C .
- FIGS. 6A and 6B illustrate cross-sectional views of some alternative embodiments of the IC of FIGS. 4A-4C in which word lines are respectively at a bottom of the 3D memory array and a top of the 3D memory array.
- FIGS. 7A and 7B illustrate cross-sectional views of some alternative embodiments of the IC of FIGS. 6A-6C .
- FIGS. 8A and 8B through FIGS. 15A and 15B , FIGS. 16A-16C , and FIGS. 17A and 17B illustrate a series of views of some embodiments of a method for forming an IC comprising a 3D memory array of MFMIS memory cells.
- FIG. 18 illustrates a block diagram of some embodiments of the method of FIGS. 8A and 8B through FIGS. 15A and 15B , FIGS. 16A-16C , and FIGS. 17A and 17B .
- FIGS. 19A and 19B through 24A and 24B , FIGS. 25A-25C , and FIGS. 26A and 26B illustrate a series of views of some embodiments of a method for forming an IC comprising a 3D memory array of MFMIS memory cells in which word lines are respectively at a bottom of the 3D memory array and a top of the 3D memory array.
- FIG. 27 illustrates a block diagram of some embodiments of the method of FIGS. 19A and 19B through FIGS. 24A and 24B , FIGS. 25A-25C , and FIGS. 26A and 26B .
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- a three-dimensional (3D) memory device comprises a plurality of metal-ferroelectric-insulator-semiconductor (MFIS) memory cells defining a plurality of memory arrays at different elevations.
- MFIS metal-ferroelectric-insulator-semiconductor
- a first source/drain region, a semiconductor channel, and a second source/drain region are vertically stacked and define a common sidewall.
- a control gate electrode, a ferroelectric layer, and a gate dielectric layer extend vertically through the plurality of memory arrays along the common sidewall.
- the gate dielectric layer is between and borders the ferroelectric layer and the semiconductor channel, and the ferroelectric layer is between and borders the control gate electrode and the gate dielectric layer.
- program and erase voltages having opposite polarities are respectively applied across the ferroelectric layer and the gate dielectric layer.
- the program and erase voltages change a polarity of the ferroelectric layer between a programmed state and an erased state, such that a bit of data may be represented by the polarity.
- the MFIS memory cell may be modeled as a first parallel-plate capacitor and a second parallel-plate capacitor that are electrically coupled in series and that correspond to the ferroelectric layer and the gate dielectric layer.
- the ferroelectric layer and the gate dielectric layer may share the same parallel plates (e.g., the control gate electrode and the semiconductor channel) and may hence have the same capacitor area.
- the capacitor area corresponds to the overlapping area between the control gate electrode and the semiconductor channel.
- the ferroelectric layer may have a higher dielectric constant than the gate dielectric layer.
- the ferroelectric layer may have a dielectric constant greater than about 20 or some other suitable value due to available materials
- the gate dielectric layer may have a dielectric constant between about 3.9-15 or some other suitable value for high reliability and a high time-dependent dielectric breakdown (TDDB).
- TDDB time-dependent dielectric breakdown
- the electric field ratio is equal to the inverse of the dielectric constant ratio times the inverse of the capacitor area ratio.
- E 1 /E 2 (k 2 *A 2 )/(k 1 *A 1 ), where E denotes electric field, k denotes dielectric constant, A denotes capacitor area, and the subscript denotes a specific capacitor. Therefore, because of the same capacitor area and the higher dielectric constant at the ferroelectric layer, the gate dielectric layer and the ferroelectric layer may respectively have a high electric field and low electric field during program and erase operations.
- the low electric field across the ferroelectric layer Because of the low electric field across the ferroelectric layer, the polarization of the ferroelectric layer weakly switches during program and erase operations. As a result, the difference between readout currents while the ferroelectric layer is respectively at the programmed and erased states is small (e.g., the memory window is small). Further, because of the low electric field, the program and erase voltages may be high and hence power consumption may be high. Because of the high electric field at the gate dielectric layer, stress on the gate dielectric layer is high. This, in turn, degrades the reliability of the gate dielectric layer and the TDDB of the gate dielectric layer. Accordingly, the low electric field across the ferroelectric layer and the high electric field at the gate dielectric layer reduce the endurance of the MFIS memory cell and the retention of the MFIS memory cell.
- MFMIS metal-ferroelectric-metal-insulator-semiconductor
- MFMIS metal-ferroelectric-metal-insulator-semiconductor
- a first source/drain region and a second source/drain region are vertically stacked.
- An internal gate electrode and a semiconductor channel overlie the first source/drain region and underlie the second source/drain region.
- the semiconductor channel extends from the first source/drain region to the second source/drain region, and the internal gate electrode is electrically floating.
- a gate dielectric layer is between and borders the internal gate electrode and the semiconductor channel.
- a control gate electrode is on an opposite side of the internal gate electrode as the semiconductor channel and is uncovered by the second source/drain region.
- a ferroelectric layer is between and borders the control gate electrode and the internal gate electrode.
- the MFMIS memory cell may be modeled as a first parallel-plate capacitor and a second parallel-plate capacitor that are electrically coupled in series and that correspond to the ferroelectric layer and the gate dielectric layer.
- the control gate electrode and the internal gate electrode define parallel plates of the first capacitor
- the internal gate electrode and the semiconductor channel define parallel plates of the second capacitor.
- the capacitor area of the ferroelectric layer corresponds to the overlap between the control and internal gate electrodes
- the capacitor area of the gate dielectric layer corresponds to the overlap between the internal gate electrode and the semiconductor channel.
- the first and second parallel-plate capacitors each has a different set of parallel plates and may therefore have different capacitor areas. If the internal gate electrode was omitted, the first and second parallel-plate capacitors would have the same parallel plates and would therefore have the same capacitor areas.
- the electric field ratio is equal to the inverse of the dielectric constant ratio times the inverse of the capacitor area ratio.
- Tuning the electric fields across the ferroelectric layer and the gate dielectric layer using dielectric constants may be difficult due to material constraints.
- tuning the electric fields across the ferroelectric layer and the gate dielectric layer using capacitor area may be achieved during formation of the MFMIS memory cell by tuning the dimensions respectively of the control gate electrode, the internal gate electrode, and the semiconductor channel. Therefore, the dimensions may be tuned so the electric field across the ferroelectric layer is high and the electric field across the gate dielectric layer is low.
- the ferroelectric layer may have a high electric field, the polarization of the ferroelectric layer may strongly switch during program and erase operations. As a result, the difference between readout currents while the ferroelectric layer is respectively at programmed and erased states may be large (e.g., the memory window may be large). Further, because the ferroelectric layer may have a high electric field, program and erase voltages may be low and hence power consumption may be low. Because of the low electric field at the gate dielectric layer, stress on the gate dielectric layer may be low. This, in turn, may improve the reliability of the gate dielectric layer and the TDDB of the gate dielectric layer. Accordingly, tuning the dimensions of the control and internal gate electrodes may enhance the endurance of the MFMIS memory cell and the retention of the MFMIS memory cell.
- FIGS. 1A-1C various views 100 A- 100 C of some embodiments of a MFMIS memory cell 102 is provided.
- FIG. 1A corresponds to a cross-sectional view 100 A along line A in FIG. 1C
- FIG. 1B corresponds to a cross-sectional view 100 B along line B in FIG. 1C
- FIG. 1C corresponds to a top view 100 C.
- the MFMIS memory cell 102 may, for example, be or comprise a MFMIS field-effect transistor (FET) or some other suitable semiconductor device having an MFMIS stack.
- FET MFMIS field-effect transistor
- a semiconductor channel 104 , a gate dielectric layer 106 , and an internal gate electrode 108 overlie a lower source/drain region 110 l and underlie an upper source/drain region 110 u .
- the semiconductor channel 104 , the gate dielectric layer 106 , the internal gate electrode 108 , lower source/drain region 110 l , and the upper source/drain region 110 u define a common sidewall 112 facing a control gate electrode 114 and a ferroelectric layer 116 .
- the common sidewall 112 is flat and/or smooth.
- the control gate electrode 114 and the ferroelectric layer 116 extend along the common sidewall 112 from a bottom surface of the lower source/drain region 110 l to a top surface of the upper source/drain region 110 u.
- the ferroelectric layer 116 separates the control gate electrode 114 from the common sidewall 112 and has a polarity representing a bit of data.
- the lower and upper source/drain regions 110 l , 110 u are electrically coupled in parallel and used as a proxy for the semiconductor channel 104 .
- a program voltage is applied from the control gate electrode 114 to semiconductor channel 104 (e.g., via the lower and upper source/drain regions 110 l , 110 u ) to set the polarity to a programmed state.
- an erase voltage having an opposite polarity as the program voltage is applied from the control gate electrode 114 to the semiconductor channel 104 (e.g., via the lower and upper source/drain regions 110 l , 110 u ) to set the polarity to an erased state.
- the programmed state may, for example, represent a binary “1”, whereas the erased state may, for example, represent a binary “0”, or vice versa.
- the ferroelectric layer 116 screens an electric field produced by the control gate electrode 114 such that MFMIS memory cell 102 has a programmed threshold voltage and an erased threshold voltage respectively while the polarity is in the programmed state and the erased state.
- the control gate electrode 114 is biased with a read voltage between the programmed and erased threshold voltages and the resistance of the semiconductor channel 104 is measured.
- the polarity is either in the programmed or erased state.
- the MFMIS memory cell 102 may be modeled as a metal-insulator-semiconductor (MIS) parallel-plate capacitor C MIS (MIS capacitor C MIS for short) and a ferroelectric parallel-plate capacitor C FE (ferroelectric capacitor C FE for short) that are electrically coupled in series during program and erase operations.
- MIS metal-insulator-semiconductor
- FE ferroelectric parallel-plate capacitor C FE
- an interfacial layer (not shown) on the semiconductor channel 104 , between the gate dielectric layer 106 and the semiconductor channel 104 , also defines the insulator of the MIS capacitor C MIS .
- the internal and control gate electrodes 108 , 114 respectively define parallel plates of the ferroelectric capacitor C FE that are parallel to the cross-sectional view 100 B of FIG. 1B , and the ferroelectric layer 116 defines an insulator of the ferroelectric capacitor C FE .
- a capacitor area of a parallel plate capacitor corresponds to the overlap between opposing surfaces respectively of the parallel plates when the opposing surfaces are projected onto a two-dimensional (2D) plane that is parallel to the opposing surfaces. Therefore, the capacitor area of the MIS capacitor C MIS corresponds to the overlap between opposing surfaces respectively of the internal gate electrode 108 and the semiconductor channel 104 when the opposing surfaces are projected onto a 2D plane that is parallel to the opposing surfaces. Similarly, the capacitor area of the ferroelectric capacitor C FE corresponds to the overlap between opposing surfaces respectively the internal and control gate electrodes 108 , 114 when the opposing surfaces are projected onto a 2D plane that is parallel to the opposing surfaces.
- the ferroelectric and MIS capacitors C FE , C MIS may have different capacitor areas. If the internal gate electrode 108 was omitted, the ferroelectric and MIS capacitors C FE , C MIS would share the same parallel plates and would therefore have the same capacitor areas. Further, as seen hereafter, the MFMIS memory cell 102 may be formed by a method that allows a width W cg of the control gate electrode 114 and a width W ig of the internal gate electrode 108 to be independently defined. This, in turn, allows tuning of the capacitor areas of the ferroelectric and MIS capacitors C FE , C MIS .
- an electric field ratio (e.g., E FE /E MIS ) for the ferroelectric and MIS capacitors C FE , C MIS is equal to the inverse of the dielectric constant ratio (e.g., k MIS /k FE ) times the inverse of the capacitor area ratio (e.g., A MIS /A FE ).
- E FE /E MIS (k MIS *A MIS )/(k FE *A FE ), where E denotes electric field, k denotes dielectric constant, A denotes capacitor area, and the subscript denotes a specific capacitor (e.g., C FE or C MIS ). Accordingly, the electric field ratio may be tuned by the dielectric constant ratio and/or the capacitor area ratio.
- a dielectric constant is a material dependent parameter, such that material constraints may limit the ability to tune the electric field ratio (e.g., E FE /E MIS ) based on the dielectric constant ratio (e.g., k MIS /k FE ).
- the ferroelectric layer 116 may have a dielectric constant greater than about 20 or some other suitable value due to available materials, whereas the gate dielectric layer 106 may have a dielectric constant between about 3.9-15 or some other suitable value for high reliability and a high TDDB.
- capacitor areas may be tuned by a method for forming the MFMIS memory cell 102 .
- the electric field ratio (e.g., E FE /E MIS ) may be tuned based on the capacitor area ratio (e.g., A MIS /A FE ) during the method for forming the MFMIS memory cell 102 .
- the ferroelectric layer 116 may have a high electric field during program and erase operations while the gate dielectric layer 106 may have a low electric field during program and erase operations. Further, the ferroelectric layer 116 may have a high voltage drop during program and erase operations while the gate dielectric layer 106 may have a low voltage drop during program and erase operations. Because the ferroelectric layer 116 may have a high electric field, the polarization of the ferroelectric layer 116 may strongly switch during program and erase operations.
- the difference between readout currents while the ferroelectric layer 116 is respectively at programmed and erased states may be large (e.g., the memory window may be large).
- the ferroelectric layer 116 may have a high electric field, program and erase voltages may be low and hence power consumption may be low.
- the gate dielectric layer 106 may have a low electric field, stress on the gate dielectric layer 106 may be low. This, in turn, may improve the reliability of the gate dielectric layer 106 and the TDDB of the gate dielectric layer 106 . Accordingly, the endurance of the MFMIS memory cell 102 and the retention of the MFMIS memory cell 102 may be enhanced.
- the internal gate electrode 108 completely overlaps with the semiconductor channel 104 , such that a surface area of the internal gate electrode 108 defines the capacitor area of the MIS capacitor C MIS . Further, a height H ig of the internal gate electrode 108 is less than a height H cg of the control gate electrode 114 , and the width W cg of the control gate electrode 114 is less than the width W ig of the internal gate electrode 108 , such that the capacitor area of the ferroelectric capacitor C FE is bounded by the width W cg of the control gate electrode 114 and the height H ig of the internal gate electrode 108 . Accordingly, the MIS and ferroelectric capacitors C MIS , C FE have the same capacitor area height, and the ferroelectric capacitor C FE has a lesser capacitor area width than the MIS capacitor C MIS .
- the electric field ratio (e.g., E FE /E MIS ) may be simplified and equal to (k MIS *W MIS )/(k FE *W FE ), where W FE is the width W cg of the control gate electrode 114 and W MIS is the width W ig of the internal gate electrode 108 .
- W FE is the width W cg of the control gate electrode 114
- W MIS is the width W ig of the internal gate electrode 108 .
- the MIS and ferroelectric capacitors C MIS , C FE have the same capacitor area heights, and the ferroelectric capacitor C FE has a lesser capacitor area width than the MIS capacitor C MIS , the capacitor area of the ferroelectric capacitor C FE is less than the capacitor area of the MIS capacitor C MIS .
- the capacitor area ratio (e.g., A MIS /A FE ) favors a higher electric field at the ferroelectric layer 116 than at the gate dielectric layer 106 .
- a higher electric field at the ferroelectric layer 116 enhances the endurance of the MFMIS memory cell 102 and the retention of the MFMIS memory cell 102 .
- the semiconductor channel 104 extends from the lower source/drain region 110 l to the upper source/drain region 110 u . Further, the semiconductor channel 104 wraps around corners of the gate dielectric layer 106 from a sidewall of the gate dielectric layer 106 respectively to a top surface of the gate dielectric layer 106 and a bottom surface of the gate dielectric layer 106 . In some embodiments, the semiconductor channel 104 has a reverse C-shaped profile. However, other suitable profiles are amenable.
- the semiconductor channel 104 may, for example, be doped or undoped and may, for example, be or comprise polysilicon and/or some other suitable semiconductor material(s).
- the lower and upper source/drain regions 110 l , 110 u are doped and may, for example, be or comprise polysilicon and/or some other suitable semiconductor material(s).
- the lower and upper source/drain regions 110 l , 110 u are or comprise doped polysilicon with a first doping type
- the semiconductor channel 104 is or comprises doped polysilicon with a second doping type opposite the first doping type.
- the lower and upper source/drain regions 110 l , 110 u are or comprise doped polysilicon
- the semiconductor channel 104 is or comprises undoped polysilicon.
- the gate dielectric layer 106 wraps around corners of the internal gate electrode 108 from a sidewall of the internal gate electrode 108 respectively to a top surface of the internal gate electrode 108 and a bottom surface of the internal gate electrode 108 .
- the gate dielectric layer 106 has a reverse C-shaped profile. However, other suitable profiles are amenable.
- the gate dielectric layer 106 may be or comprise, for example, silicon oxide (e.g., SiO 2 ), silicon nitride (e.g., Si 3 N 4 ), silicon oxynitride (e.g., SiON), aluminum oxide (e.g., Al 2 O 3 ), hafnium oxide (e.g., HfO 2 ), lanthanum oxide (e.g., La 2 O 3 ), zirconium oxide (e.g., ZrO 2 ), some other suitable dielectric(s), or any combination of the foregoing.
- silicon oxide e.g., SiO 2
- silicon nitride e.g., Si 3 N 4
- silicon oxynitride e.g., SiON
- aluminum oxide e.g., Al 2 O 3
- hafnium oxide e.g., HfO 2
- lanthanum oxide e.g., La 2 O 3
- zirconium oxide e.g., Z
- the gate dielectric layer 106 has a dielectric constant less than that of the ferroelectric layer 116 , such that the dielectric constant ratio (e.g., k MIS /k FE ) favors a higher electric field at the gate dielectric layer 106 than at the ferroelectric layer 116 during program and erase operations. As noted above, this may degrade endurance and/or retention of the MFMIS memory cell 102 .
- the dielectric constant ratio e.g., k MIS /k FE
- the capacitor area ratio (e.g., A MIS /A FE ) is tuned to counteract the dielectric constant ratio (e.g., k MIS /k FE ) so the ferroelectric layer 116 has a higher electric field than the gate dielectric layer 106 during program and erase operations.
- the gate dielectric layer 106 is or comprises a high k dielectric material having a dielectric constant greater than about 3.9 or some other suitable value.
- the gate dielectric layer 106 has a dielectric constant between about 3.9-15 or some other suitable value. If the dielectric constant is greater than about 15 or some other suitable value, leakage current may be high and/or reliability of the gate dielectric layer 106 may be low.
- a TDDB of the gate dielectric layer 106 may be low. If the dielectric constant is less than about 3.9 or some other suitable value, the dielectric constant ratio (e.g., k MIS /k FE ) may favor a higher electric field at the gate dielectric layer 106 than at the ferroelectric layer 116 to such an extent that it may be difficult to compensate for the higher electric field using the capacitor area ratio (e.g., A MIS /A FE ).
- the capacitor area ratio e.g., A MIS /A FE
- the internal gate electrode 108 is electrically floating and may, for example, be or comprise titanium nitride, doped polysilicon (e.g., N+ or P+), tantalum nitride, tungsten, some other suitable conductive material(s), or any combination of the foregoing.
- the internal gate electrode 108 , the gate dielectric layer 106 , and the semiconductor channel 104 completely underlie the upper source/drain region 110 u and/or completely overlie the lower source/drain region 110 l.
- the control gate electrode 114 and the ferroelectric layer 116 are on an opposite side of the floating gate electrode 108 as the gate dielectric layer 106 and the semiconductor channel 104 . Further, the control gate electrode 114 and the ferroelectric layer 116 are at sides of the lower and upper source/drain regions 110 l , 110 u . As such, the control gate electrode 114 and the ferroelectric layer 116 are uncovered by the upper source/drain region 110 u .
- the control gate electrode 114 may, for example, be or comprise titanium nitride, doped polysilicon (e.g., N+ or P+), tantalum nitride, tungsten, some other suitable conductive material(s), or any combination of the foregoing.
- the ferroelectric layer 116 may, for example, be or comprise hafnium oxide (e.g., HfO 2 ) doped with: 1) aluminum to less than about 20 atomic percent; 2) silicon to less than about 5 atomic percent; 3) zirconium to less than about 50 atomic percent; 4) lanthanum to less than about 50 atomic percent; 5) strontium to less than about 50 atomic percent; or 5) some other suitable element. Additionally, or alternatively, the ferroelectric layer 116 may, for example, be or comprise some other suitable ferroelectric material(s).
- hafnium oxide e.g., HfO 2
- the ferroelectric layer 116 may, for example, be or comprise some other suitable ferroelectric material(s).
- the ferroelectric layer 116 , the semiconductor channel 104 , the gate dielectric layer 106 , and the internal gate electrode 108 have individual thicknesses laterally (e.g., in an X direction) within the cross-sectional view of FIG. 1A .
- the ferroelectric layer 116 may, for example, have an individual thickness of about 3-15 nanometers.
- the semiconductor channel 104 may, for example, have an individual thickness of about 5-7 nanometers or some other suitable thickness.
- the gate dielectric layer 106 may, for example, have an individual thickness of about 1-5 nanometers or some other suitable thickness.
- the internal gate electrode 108 may, for example, have an individual thickness of about 4-24 nanometers or some other suitable thickness.
- the semiconductor channel 104 , the gate dielectric layer 106 , and the internal gate electrode 108 may, for example, have a combined thickness of about 10-30 nanometers.
- a dielectric structure 118 surrounds the MFMIS memory cell 102 .
- the dielectric structure 118 separates the lower and upper source/drain regions 110 l , 110 u from each other and, as seen hereafter, separates the MFMIS memory cell 102 from other MFMIS memory cells when the MFMIS memory cell 102 is integrated into a memory array. Note that a portion of the dielectric structure 118 separating the lower and upper source/drain regions 110 l , 110 u may also be known as a source/drain dielectric layer.
- the dielectric structure 118 may be or comprise, for example, silicon oxide and/or some other suitable dielectric(s).
- FIGS. 2A-2C various views 200 A- 200 C of some embodiments of a 3D memory array 202 comprising a plurality of MFMIS memory cells 102 configured as in FIGS. 1A-1C is provided.
- FIG. 2A corresponds to a cross-sectional view 200 A along line A′ in FIG. 2C .
- FIG. 2B corresponds to a cross-sectional view 200 B along line B′ in FIG. 2C .
- FIG. 2C corresponds to a top view 200 C along line C in FIGS. 2A and 2B .
- the 3D memory array 202 may, for example, provide high memory density, as well as high reliability (e.g., high endurance and high retention) for high speed and low power consumption applications.
- the MFMIS memory cells 102 are grouped into a first memory array 204 a and a second memory array 204 b .
- the first and second memory arrays 204 a , 204 b are vertically stacked over a dielectric substrate 206 , and the second memory array 204 b overlies the first memory array 204 a .
- the first and second memory arrays 204 a , 204 b have the same layout and each has 9 rows and 8 columns. In alternative embodiments, the first and second memory arrays 204 a , 204 b may have more or less rows and/or more or less columns. For readability, the rows and the columns are not labeled.
- the rows extend in an X direction (e.g., laterally in the cross-sectional view 200 A of FIG. 2A ), whereas the columns extend in a Y direction (e.g., laterally in the cross-sectional view 200 B of FIG. 2B ).
- a plurality of control gate electrodes 114 and a ferroelectric layer 116 extend through the first and second memory arrays 204 a , 204 b and partially define the MFMIS memory cells 102 . Further, the control gate electrodes 114 and the ferroelectric layer 116 are shared by MFMIS memory cells in the first memory array 204 a and MFMIS memory cells in the second memory array 204 b . For example, each MFMIS memory cell in the first memory array 204 a may share a control gate electrode and the ferroelectric layer 116 with an overlying MFMIS memory cell in the second memory array 204 b .
- the ferroelectric layer 116 may, for example, be shared by multiple MFMIS memory cells because polarization of the ferroelectric layer 116 is localized to a MFMIS memory cell at which the polarization occurred.
- the MFMIS memory cells 102 are further grouped into pairs 208 of neighboring MFMIS memory cells (e.g., MFMIS pairs 208 ) along corresponding rows.
- the MFMIS memory cells in each of the MFMIS pairs 208 share a corresponding one of the control gate electrodes 114 .
- a MFMIS memory cell on a right side of a corresponding control gate electrode is as illustrated and described in FIGS. 1A-1C .
- a MFMIS memory cell on a left side of a corresponding control gate electrode is as illustrated and described in FIGS. 1A-1C , except that FIG. 1A should be flipped horizontally along the Z axis and FIG. 1C should be flipped horizontally along the Y axis.
- FIG. 1B is the same regardless of whether an MFMIS memory cell is on a left or right side of a corresponding control gate electrode.
- the MFMIS pairs 208 are arranged so an MFMIS pair occurs every two columns along each row and occurs every other row along each column. Further, the MFMIS pairs 208 are staggered along neighboring columns and neighboring rows so a pitch P y of the MFMIS pairs 208 in a Y direction spans a row and a pitch P x of the MFMIS pairs 208 in an X direction spans two columns.
- the control gate electrodes 114 have individual widths W cg in the Y direction that are less than about half the Y-direction pitch P y .
- a plurality of semiconductor channels 104 , a plurality of gate dielectric layers 106 , a plurality of lower source/drain regions 110 l , and a plurality of upper source/drain regions 110 u partially define the MFMIS memory cells 102 .
- “lower” and “upper” are relative to the corresponding MFMIS memory cells 102 for the lower and upper source/drain regions 110 l , 110 u .
- the semiconductor channels 104 , the gate dielectric layers 106 , and the lower and upper source/drain regions 110 l , 110 u extend correspondingly along the columns and are shared by the MFMIS memory cells in the corresponding columns.
- a semiconductor channel may, for example, be shared by multiple MFMIS memory cells because an electric field produced by an MFMIS memory cell is localized to the MFMIS memory cell.
- the semiconductor channels 104 and/or the gate dielectric layers 106 are individual to the MFMIS memory cells 102 and are hence not shared by MFMIS memory cells.
- a plurality of internal gate electrodes 108 partially define the MFMIS memory cells 102 .
- the internal gate electrodes 108 are individual to the MFMIS memory cells 102 and are therefore not shared by MFMIS memory cells.
- the internal gate electrodes 108 are separated from each other along corresponding columns by a distance D 1 that is less than about half the Y-direction pitch P y .
- the internal gate electrodes 108 may be used to tune the electric fields across the gate dielectric and ferroelectric layers 106 , 116 so the ferroelectric layers 116 have higher electric fields than the gate dielectric layers 106 during program and erase operations.
- the internal gate electrodes 108 may have individual widths W ig greater than the individual widths W cg of the control gate electrodes 114 to promote higher electric fields at the ferroelectric layers 116 than at the gate dielectric layers 106 .
- Higher electric fields at the ferroelectric layers 116 than at the gate dielectric layers 106 may enhance endurance and/or retention of the MFMIS memory cells 102 .
- a plurality of metal lines 210 define bit lines BL and source lines SL.
- the bit lines BL extend respectively along the columns and are respectively on and electrically coupled to top surfaces of the upper source/drain regions 110 u .
- the source lines SL extend respectively along the columns and are respectively on and electrically coupled to bottom surfaces of the lower source/drain regions 110 l .
- the bit lines BL and the source SL are reversed.
- the metal lines 210 have smaller resistances than the lower and upper source/drain regions 110 l , 110 u and are defined by corresponding metal layers 212 and corresponding barrier layers 214 .
- the barrier layers 214 are configured to prevent diffusion of material from the metal layers 212 to overlying and/or underlying structure.
- the metal layers 212 may, for example, be or comprise tungsten and/or some other suitable metal(s).
- the barrier layers 214 may, for example, be or comprise titanium nitride (e.g., TiN), tungsten nitride (e.g., WN), some other suitable barrier material(s), or any combination of the foregoing.
- Multiple array dielectric layers 216 respectively overlie the first and second memory arrays 204 a , 204 b atop the bit lines BL.
- the array dielectric layers 216 are a different material than the dielectric substrate 206 and may, for example, be or comprise silicon nitride and/or some other suitable dielectric(s).
- a dielectric structure 118 surrounds the MFMIS memory cells 102 and separates the MFMIS memory cells 102 from each other. Further, the dielectric structure 118 separates the lower and upper source/drain regions 110 l , 110 u from each other.
- FIGS. 2A-2C illustrate a 3D memory array with two memory-array levels
- more memory-array levels are amenable.
- the second memory array 204 b along with its corresponding metal lines and its corresponding array dielectric layer may be repeated above the second memory array 204 b .
- FIGS. 2A-2C illustrate a 3D memory array with two memory-array levels
- a two-dimensional (2D) memory array with a single memory-array level is also amenable.
- the second memory array 204 b along with its corresponding metal lines and its corresponding array dielectric layer may be omitted.
- a cross-sectional view 300 A of some alternative embodiments of the 3D memory array of FIG. 2A is provided in which the metal lines 210 are omitted.
- the lower source/drain regions 110 l serves as the source lines SL and the upper source/drain regions 110 u serve as the bit lines BL. While this may reduce material costs and/or manufacturing complexity, it may come at the cost of increased voltage drops along the source lines SL and the bit lines BL because the lower and upper source/drain regions 110 l , 110 u may have higher resistances than the metal lines 210 . Such increased voltage drops may limit the size of the 3D memory array and/or lead to increased power consumption.
- a cross-sectional view 300 B of some alternative embodiments of 3D memory array of FIG. 2A is provided in which dummy structures 302 are on sidewalls of the metal lines 210 to protect the metal lines 210 from oxidation.
- Oxidation may, for example, occur before and/or during deposition of ferroelectric material from which the ferroelectric layer 116 is formed. Oxidation may increase resistances of the metal lines 210 , thereby increasing voltage drops along the metal lines 210 . This may, in turn, increase power consumption and/or limit the size of the 3D memory array. Further, if the oxidation is substantial enough, device failure may occur.
- the dummy structures 302 comprise corresponding dummy semiconductor channels 304 , corresponding dummy gate dielectric layers 306 , and corresponding dummy internal gate electrodes 308 .
- the dummy semiconductor channels 304 , the dummy gate dielectric layers 306 , and the dummy internal gate electrodes 308 are respectively as the semiconductor channels 104 , the gate dielectric layers 106 , and the internal gate electrodes 108 are described. This may, for example, be due to formation by the same process or a similar process.
- the dummy structures 302 have individual widths W dmy that are the same as or substantially the same as individual widths W mis of corresponding MIS structures defined by the semiconductor channels 104 , the gate dielectric layers 106 , and the internal gate electrodes 108 .
- the dummy structures 302 have individual widths W dmy that are different (e.g., greater or less) than the individual widths W mis of the corresponding MIS structures defined by the semiconductor channels 104 , the gate dielectric layers 106 , and the internal gate electrodes 108 .
- the different widths may, for example, be due to different etch processes while forming recesses within which the dummy structures 302 and the MIS structures are formed and/or may, for example, be due to different etch rates while forming the recesses. Other suitable reasons are, however, amenable for the different widths.
- a cross-sectional view 300 C of some alternative embodiments of the 3D memory array of FIG. 2A is provided in which a plurality of silicide lines 310 are used in place of the plurality of metal lines 210 .
- the source lines SL and the bit lines BL are defined by the silicide lines 310 .
- oxidation of the metal lines 210 may occur without dummy structures 302 protecting sidewalls of the metal lines 210 . Such oxidation may, in turn, negatively impact performance of the 3D memory array.
- the silicide lines 310 may have a comparable resistance to the metal lines 210 and may hence perform comparable to the metal lines 210 . Further, the silicide lines 310 may have a lower reactivity to oxygen than the metal lines 210 . Therefore, by replacing the metal lines 210 with the silicide lines 310 , the challenges associated with oxidation may be mitigated without the dummy structures 302 . Further yet, the dummy structures 302 may add complexity to formation of the 3D memory array, such that omitting the dummy structures 302 may reduce costs and/or increase yields.
- a cross-sectional view 300 D of some alternative embodiments of the 3D memory array of FIG. 3C is provided in which the lower and upper source/drain regions 110 l , 110 u are omitted. Instead, the silicide lines 310 are used as source/drain regions for the MFMIS memory cells 102 .
- a cross-sectional view 300 E of some alternative embodiments of the 3D memory array of FIG. 2A is provided in which the gate dielectric layers 106 are individual to the MFMIS memory cells 102 and hence are not shared by MFMIS memory cells along corresponding columns. As a result, gate dielectric layers are no longer visible at gaps 312 between the MFMIS pairs 208 .
- the semiconductor channels 104 are also individual to the MFMIS memory cells 102 and would hence not be visible at the gaps 312 between the MFMIS pairs 208 .
- FIGS. 3A-3E illustrate cross-sectional views 300 A- 300 E of some alternative embodiments of the 3D memory array of FIG. 2A in an X direction
- top views of the alternative embodiments may be as illustrated in FIG. 2C .
- FIG. 2C may be taken along line C in any one of the FIGS. 3A-3E .
- cross-sectional views of the alternative embodiments in a Y direction may be as illustrated in FIG. 2B , except that the vertical stacks of layers would be modified to match FIGS. 3A-3E .
- FIGS. 4A-4C various views 400 A- 400 C of some embodiments of an integrated circuit (IC) comprising the 3D memory array 202 of FIGS. 2A-2C is provided.
- FIG. 4A corresponds to a cross-sectional view 400 A along line D in FIG. 4C
- FIG. 4B corresponds to a cross-sectional view 400 B along line E in FIG. 4C
- FIG. 4C corresponds to a top view 400 C along line F in FIGS. 4A and 4B .
- the 3D memory array 202 overlies a semiconductor substrate 402 within an interconnect structure 404 .
- the semiconductor substrate 402 may, for example, be or comprise a bulk substrate of monocrystalline silicon and/or some other suitable type of semiconductor substrate.
- the interconnect structure 404 comprises an interconnect dielectric layer 406 , a plurality of wires 408 , and a plurality of vias 410 .
- the wires 408 and the vias 410 are alternatingly stacked in the interconnect dielectric layer 406 to define conductive paths over and under the 3D memory array 202 .
- the interconnect dielectric layer 406 may, for example, be or comprise silicon oxide and/or some other suitable dielectric(s).
- the wires 408 and the vias 410 may, for example, be or comprise metal and/or some other suitable conductive material(s).
- the plurality of wires 408 define a plurality of top word line wires TWL overlying the 3D memory array 202 and extending correspondingly along the rows of the 3D memory array 202 .
- the plurality of vias 410 define top electrode vias TEV extending respectively from the control gate electrodes 114 respectively to the top word lines TWL.
- top word lines TWL and the top electrode vias TEV electrically couple to and interconnect control gate electrodes in corresponding rows.
- Semiconductor devices 412 are on the semiconductor substrate 402 , between the semiconductor substrate 402 and the interconnect structure 404 .
- the semiconductor devices 412 comprise corresponding pairs of source/drain regions 414 , corresponding gate electrodes 416 , and corresponding gate dielectric layers 418 .
- the gate electrodes 416 correspond to the pairs of source/drain regions 414 and are laterally sandwiched between the source/drain regions of the corresponding pairs.
- the gate dielectric layer 418 respectively underlie the gate electrodes 416 to separate the gate electrodes 416 from the semiconductor substrate 402 .
- the semiconductor devices 412 may, for example, be metal-oxide-semiconductor (MOS) FETs or some other suitable semiconductor devices. Further, the semiconductor devices 412 may, for example, implement read and write circuitry for the 3D memory array 202 .
- MOS metal-oxide-semiconductor
- a trench isolation structure 420 extends into the semiconductor substrate 402 to provide electrical isolation between the semiconductor devices 412 and other semiconductor devices (not shown) on the semiconductor substrate 402 .
- the trench isolation structure 420 may, for example, be or comprise silicon oxide and/or some other suitable dielectric(s). Further, the trench isolation structure 420 may, for example, be or comprise a shallow trench isolation (STI) structure and/or some other suitable type of trench isolation structure.
- STI shallow trench isolation
- FIGS. 4A-4C is configured according to FIGS. 2A-2C
- the 3D memory array 202 may alternatively be configured according to any one of FIGS. 3A-3E or according to some other suitable 3D memory array.
- a perspective view 500 of some embodiments of a pair of neighboring rows in the 3D memory array 202 of FIGS. 4A-4C is provided.
- the rows have corresponding top word lines TWL with subscripts denoting specific row numbers beginning at row m, where m is an integer value.
- the columns have corresponding bit lines BL and corresponding source lines SL with subscripts denoting specific column numbers beginning at column n, where n is an integer value.
- the top word lines TWL extend correspondingly along the rows and electrically couple to the MFMIS memory cells 102 in the corresponding rows via the control gate electrodes 114 in the corresponding rows.
- the bit lines BL and the source lines SL extend correspondingly along the columns and electrically couple to the MFMIS memory cells 102 in the corresponding columns via the lower and upper source/drain regions 110 l , 110 u (see, e.g., FIGS. 4A-4C ) in the corresponding columns.
- the top word lines TWL, the bit lines BL, and the source lines SL facilitate read and write operations on the MFMIS memory cells 102 .
- cross-sectional views 600 A, 600 B of some alternative embodiments of the IC of FIGS. 4A-4C is provided in which word lines electrically couple to the control gate electrodes 114 respectively at a bottom of the 3D memory array 202 and a top of the 3D memory array 202 .
- the cross-sectional view 600 A of FIG. 6A corresponds to the cross-sectional view 400 A of FIG. 4A
- the cross-sectional view 600 B of FIG. 6B corresponds to the cross-sectional view 400 B of FIG. 4B .
- Control gate electrodes at even numbered rows electrically couple to bottom word lines BWL at a bottom of the 3D memory array 202 , and control gate electrodes at odd numbered rows electrically couple to top word lines TWL at a top of the 3D memory array 202 , or vice versa. Further, the control gate electrodes 114 have different cross-sectional profiles depending upon whether electrically coupled to top or bottom word lines. Control gate electrodes electrically coupled to the bottom word lines BWL have protrusions that protrude respectively to the bottom word lines BWL and that define bottom electrode vias BEV. Control gate electrodes electrically coupled the top word lines TWL lack upward and downward protrusions and are electrically coupled to the top word lines TWL by top electrode vias TEV.
- a pitch of the word lines in a Y direction may be reduced. Design constraints regarding the spacing of the word lines may otherwise limit the pitch.
- scaling down of the 3D memory array 202 may be enhanced.
- a cross-sectional view 700 A, 700 B of some alternative embodiments of the IC of FIGS. 6A and 6B is provided in which the bottom electrode vias BEV are independent of the control gate electrodes 114 .
- the control gate electrodes 114 have the same or substantially the same profile regardless of whether electrically coupled to top or bottom word lines. Further, the control gate electrodes 114 extend through a cap dielectric layer 702 between the 3D memory array 202 and the bottom electrode vias BEV. Control gate electrodes electrically coupled to the bottom word lines BWL extend through the cap dielectric layer 702 respectively to the bottom electrode vias BEV.
- Control gate electrodes electrically coupled to the top word lines TWL extend through the cap dielectric layer 702 to the interconnect dielectric layer 406 .
- the cap dielectric layer 702 may be or comprise, for example, silicon nitride and/or some other suitable dielectric(s).
- a plurality of spacers 704 separate the control gate electrodes 114 from the ferroelectric layers 116 , and the dielectric structure 118 protrudes through the cap dielectric layer 702 to the interconnect dielectric layer 406 .
- the spacers 704 may be or comprise, for example, silicon nitride and/or some other suitable dielectric(s).
- the spacers 704 may be formed by a self-aligned process and used with a top one of the array dielectric layers 216 as a mask to form openings within which the control gate electrodes 114 are formed. This may lead to a reduction in the number of photomasks used while forming the 3D memory array 202 . Because photolithography is expensive, the reduction may lead to a substantial cost savings. Further, as seen hereafter, the spacers 704 protect the ferroelectric layer 116 while forming openings within which the control gate electrodes 114 are formed. This, in turn, reduces the likelihood of damage to the ferroelectric layer 116 and may hence enhance performance of the MFMIS memory cells 102 .
- aspect ratios e.g., ratios of height to width
- the process window e.g., the resiliency
- top view 400 C of FIG. 4C is representative of these top views with a few modifications.
- sizes of electrode vias and/or shapes of electrode vias may be different. Accordingly, the cross-sectional views 600 A, 700 A of FIGS. 6A and 7A may, for example, be taken along line D in FIG. 4C (as modified above), and the cross-sectional views 600 B, 700 B of FIGS. 6B and 7B may, for example, be taken along line E in FIG. 4C (as modified above).
- FIGS. 8A and 8B through FIGS. 15A and 15B , FIGS. 16A-16C , and FIGS. 17A and 17B a series of views of some embodiments of a method for forming an IC comprising a 3D memory array of MFMIS memory cells is provided.
- Figures labeled with a suffix of B illustrate cross-sectional views along line A′′ in like-numbered figures with a suffix of A.
- figures labeled with a suffix of C illustrate cross-sectional views along line B′′ in like-numbered figures with a suffix of A.
- Figures with a suffix of A illustrate top views along line G, G′, or G′′ (whichever is present) in like-numbered figures with a suffix of B and, where present, like-numbered figures with a suffix of C.
- the method is illustrated using embodiments of the IC at FIGS. 4A-4C but may form other suitable embodiments.
- a semiconductor device 412 and a trench isolation structure 420 are formed on a semiconductor substrate 402 .
- the semiconductor device 412 comprises a pair of source/drain regions 414 , a gate electrode 416 , and a gate dielectric layer 418 .
- the gate electrode 416 and the gate dielectric layer 418 are stacked between the source/drain regions 414 .
- the trench isolation structure 420 surrounds the semiconductor device 412 to electrically isolate the semiconductor device 412 from other semiconductor devices (not shown).
- an interconnect structure 404 is partially formed over the semiconductor device 412 and the semiconductor substrate 402 .
- the interconnect structure 404 comprises a lower interconnect dielectric layer 406 a , a plurality of lower wires 408 a , and a plurality of lower vias 410 a .
- the lower wires 408 a and the lower vias 410 a are alternatingly stacked in the lower interconnect dielectric layer 406 a and define conductive paths leading from the semiconductor device 412 and other semiconductor devices (not shown) on the semiconductor substrate 402 .
- a first memory film 902 a and a second memory film 902 b are deposited over the interconnect structure 404 (see, e.g., FIGS. 8A and 8B ).
- FIGS. 8A and 8B For ease of illustration, only a top portion of the interconnect structure 404 corresponding to the lower interconnect dielectric layer 406 a is shown. A remainder of the interconnect structure 404 is as shown in FIGS. 8A and 8B .
- the first and second memory films 902 a , 902 b comprise corresponding barrier layers 214 , corresponding metal layers 212 , corresponding source/drain layers 904 , corresponding source/drain dielectric layers 118 a , and corresponding array dielectric layers 216 that are vertically stacked.
- the metal layers 212 are each sandwiched between two of the barrier layers 214 , and the barrier layers 214 are configured to prevent outward diffusion of material from corresponding metal layers.
- the source/drain dielectric layers 118 a are each sandwiched between two of the source/drain layers 904 , and the two source/drain layers are each sandwiched between two of the metal layers 212 .
- the array dielectric layers 216 are a different material than a material of the lower interconnect dielectric layer 406 a at a top surface of the lower interconnect dielectric layer 406 a . Further, the array dielectric layers 216 are respectively at a top of the first and second memory films 902 a , 902 b.
- the source/drain layers 904 are or comprise doped polysilicon and/or some other suitable semiconductor material(s).
- the source/drain dielectric layers 118 a are or comprise silicon oxide and/or some other suitable dielectric(s).
- the metal layers 212 are or comprise tungsten and/or some other suitable metal(s).
- the barrier layers 214 are or comprise titanium nitride, tungsten nitride, some other suitable barrier material(s) for the metal layers 212 , or any combination of the foregoing.
- the array dielectric layers 216 are or comprise silicon nitride and/or some other suitable dielectric(s).
- the second memory film 902 b may be omitted, such that only a single memory film may be deposited.
- the second memory film 902 b may be repeatedly deposited, such that three or more memory films may be deposited.
- the barrier layers 214 and the metal layers 212 may be omitted.
- silicide layers may be deposited in place of the barrier layers 214 and the metal layers 212 .
- silicide layers may be deposited in place of the barrier layers 214 , the metal layers 212 , and the source/drain layers 904 .
- the first and second memory films 902 a , 902 b are patterned to form a plurality of trenches 1002 .
- the trenches 1002 are laterally elongated in parallel in a direction (e.g., a Y direction) transverse to the cross-sectional view 1000 A of FIG. 10A .
- the direction is the direction that columns of the 3D memory array being formed extend and/or the trenches 1002 have the same or substantially the same dimensions as each other.
- the patterning divides the source/drain layers 904 into lower source/drain regions 110 l and upper source/drain regions 110 u and divides the metal and barrier layers 212 , 214 into metal lines 210 .
- the lower source/drain regions 110 l are at lower sides of corresponding source/drain dielectric layers
- the upper source/drain regions 110 u are at upper sides of corresponding source/drain dielectric layers.
- the patterning may, for example, be performed by a photolithography/etching process and/or some other suitable patterning process.
- the photolithography/etching process may, for example, use dry etching and/or some other suitable type of etching.
- the source/drain dielectric layers 118 a are laterally recessed through the trenches 1002 .
- the recesses 1102 are shown in phantom in FIG. 11A .
- the lateral depth D 2 is about 10-30 nanometers, about 10-20 nanometers, about 20-30 nanometers, or some other suitable depth.
- the lateral recessing may, for example, be performed by wet etching and/or some other suitable type of etching.
- the metal lines 210 are additionally recessed laterally through the trenches 1002 .
- This additional recessing recesses sidewalls of the metal lines 210 , relative to neighboring sidewalls of the lower and upper source/drain regions 110 l , 110 u , to form additional recesses.
- the additional recesses are then filled in the same manner described hereafter for the recesses 1102 .
- a semiconductor layer 1202 , a gate dielectric layer 106 , and an internal electrode layer 1204 are formed filling the trenches 1002 (see, e.g., FIGS. 11A and 11B ) and the recesses 1102 (see, e.g., FIGS. 11A and 11B ).
- the semiconductor layer 1202 and the gate dielectric layer 106 are formed lining and partially filling the trenches 1002 and the recesses 1102 . Further, the semiconductor layer 1202 separates the gate dielectric layer 106 from the first and second memory films 902 a , 902 b .
- the internal electrode layer 1204 is formed filling a remainder of the trenches 1002 and the recesses 1102 over the gate dielectric layer 106 .
- a thickness T s of the semiconductor layer 1202 is about 5-7 nanometers and/or some other suitable value(s). Further, in some embodiments, the semiconductor layer 1202 is doped or undoped and/or is or comprises polysilicon and/or some other suitable semiconductor material(s). In some embodiments, a thickness T gd of the gate dielectric layer 106 is about 1-5 nanometers and/or some other suitable value(s). Further, in some embodiments, the gate dielectric layer 106 is or comprises silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide, hafnium oxide, lanthanum oxide, zirconium oxide, some other suitable dielectric(s), or any combination of the foregoing. In some embodiments, the internal electrode layer 1204 is or comprises titanium nitride, doped polysilicon, tantalum nitride, tungsten, some other suitable conductive material(s), or any combination of the foregoing.
- a process for forming the recess layers may, for example, comprise: 1) depositing the semiconductor layer 1202 ; 2) depositing the gate dielectric layer 106 ; 3) depositing the internal electrode layer 1204 ; and 4) performing a planarization into the recess layers until the array dielectric layer 216 of the second memory film 902 b is reached.
- Other suitable processes may form the recess layers.
- the planarization may, for example, be performed by a chemical mechanical polish (CMP) or some other suitable planarization.
- the trenches 1002 are cleared.
- the recesses 1102 (see, e.g., FIGS. 11A and 11B ) are not cleared or are minimally cleared.
- a plurality of semiconductor channels 104 are formed localized to the recesses 1102 from the semiconductor layer 1202 (see, e.g., FIGS. 12A and 12B ).
- the internal electrode layer 1204 and the gate dielectric layer 106 are respectively divided into a plurality of internal electrode segments and a plurality of gate dielectric segments that are localized to the recesses 1102 .
- the clearing may, for example, be performed by dry etching and/or some other suitable type of etching. Alternatively, other suitable processes for clearing the trenches 1002 may, for example, be performed.
- the array dielectric layer 216 of the second memory film 902 b is used as a mask during the etching.
- a ferroelectric layer 116 and a control electrode layer 1402 are formed filling the trenches 1002 .
- the ferroelectric layer 116 is formed lining and partially filling the trenches 1002
- the control electrode layer 1402 is formed filling a remainder of the trenches 1002 over the ferroelectric layer 116 .
- the control electrode layer 1402 is or comprises titanium nitride, doped polysilicon, tantalum nitride, tungsten, some other suitable conductive material(s), or any combination of the foregoing.
- the ferroelectric layer 116 is or comprises doped hafnium oxide (e.g., doped with aluminum, silicon, zirconium, lanthanum, strontium, or the like) and/or some other suitable ferroelectric material(s).
- doped hafnium oxide e.g., doped with aluminum, silicon, zirconium, lanthanum, strontium, or the like
- a process for forming the trench layers may, for example, comprise: 1) depositing the ferroelectric layer 116 ; 2) depositing the control electrode layer 1402 over the ferroelectric layer 116 ; and 3) performing a planarization into the control electrode layer 1402 until the ferroelectric layer 116 is reached.
- Other suitable processes may form the trench layers.
- the planarization may, for example, be performed by a CMP or some other suitable planarization.
- a first inter-gate dielectric layer 118 b is formed extending through the control electrode layer 1402 and dividing the control electrode layer 1402 into a plurality of control gate electrodes 114 .
- the first inter-gate dielectric layer 118 b may, for example, be or comprise silicon oxide and/or some other suitable dielectric(s).
- the control gate electrodes 114 are arranged in a plurality of rows and a plurality of columns, such that a control gate electrode occurs every other column along each row and such that a control gate electrode occurs every other row along each column.
- control gate electrodes 114 are staggered along neighboring columns and neighboring rows, such that a pitch P y of the control gate electrodes 114 in the Y direction spans a row and a pitch P x of the control gate electrodes 114 in the X direction spans a column.
- the control gate electrodes 114 have individual widths W cg that are less than about half the Y-direction pitch P y .
- a process for forming the first inter-gate dielectric layer 118 b may, for example, comprise: 1) patterning the control electrode layer 1402 to form openings dividing the control electrode layer 1402 into the control gate electrodes 114 ; 2) depositing a dielectric layer filling the openings; and 3) performing a planarization into the dielectric layer until the ferroelectric layer 116 is exposed.
- the first inter-gate dielectric layer 118 b is formed by some other suitable process.
- the patterning may, for example, be performed by a photolithography/etching process and/or some other suitable patterning process.
- the photolithography/etching process may, for example, use the ferroelectric layer 116 as an etch stop and/or may, for example, use dry etching and/or some other suitable type of etching.
- a second inter-gate dielectric layer 118 c is formed extending through the internal electrode layer 1204 , the ferroelectric layer 116 , and the first inter-gate dielectric layer 118 b .
- the second inter-gate dielectric layer 118 c has a plurality of dielectric segments 1602 dividing the internal electrode layer 1204 into a plurality of internal gate electrodes 108 .
- the dielectric segments 1602 are arranged so as to alternate with the control gate electrodes 114 along each row and along each column.
- the dielectric segments 1602 have individual widths W d that are less than about half the Y-direction pitch P y and/or separate internal gate electrodes neighboring in a column by a distance D 1 less than about half the Y-direction pitch P y .
- the second inter-gate dielectric layer 118 c and hence the dielectric segments 1602 may, for example, be or comprise silicon oxide and/or some other suitable dielectric(s).
- a process for forming the second inter-gate dielectric layer 118 c may, for example, comprise: 1) patterning the internal electrode layer 1204 , the ferroelectric layer 116 , and the first inter-gate dielectric layer 118 b to form openings dividing the internal electrode layer 1204 into the internal gate electrodes 108 ; 2) depositing a dielectric layer filling the openings; and 3) performing a planarization into the dielectric layer until the ferroelectric layer 116 is exposed.
- the second inter-gate dielectric layer 118 c is formed by some other suitable process.
- the patterning may, for example, be performed by a photolithography/etching process and/or some other suitable patterning process.
- the photolithography/etching process may, for example, use the lower interconnect dielectric layer 406 a as an etch stop and/or may, for example, use dry etching and/or some other suitable type of etching.
- Forming the second inter-gate dielectric layer 118 c and dividing the internal electrode layer 1204 into the plurality of internal gate electrodes 108 completes a first memory array 204 a and a second memory array 204 b .
- the first and second memory arrays 204 a , 204 b are vertically stacked over the lower interconnect dielectric layer 406 a and are made up of plurality of MFMIS memory cells 102 .
- Each of the MFMIS memory cells 102 has an individual one of the internal gate electrodes 108 and further has a localized portion of the ferroelectric layer 116 .
- the localized portion of the ferroelectric layer 116 has a polarity representing a bit of data.
- the MFMIS memory cell may be modeled as a MIS parallel-plate capacitor (MIS capacitor for short) and a ferroelectric parallel-plate capacitor (ferroelectric capacitor for short) that are electrically coupled in series.
- the internal gate electrode 108 of the MFMIS memory cell and the semiconductor channel 104 of the MFMIS memory cell define parallel plates of the MIS capacitor, and the gate dielectric layer 106 defines an insulator of the MIS capacitor.
- the internal and control gate electrodes 108 , 114 of the MFMIS memory cell define parallel plates of the ferroelectric capacitor, and the ferroelectric layer 116 defines an insulator of the ferroelectric capacitor.
- the parallel plates are parallel to the cross-sectional view 1600 C of FIG. 16C .
- a capacitor area of a parallel plate capacitor corresponds to the overlap between opposing surfaces respectively of the parallel plates when the opposing surfaces are projected onto a two-dimensional (2D) plane that is parallel to the opposing surfaces.
- the ferroelectric capacitors of the MFMIS memory cells 102 may have different capacitor areas than the MIS capacitors of the MFMIS memory cells 102 . If the internal gate electrodes 108 were omitted, the ferroelectric capacitors and the MIS capacitors would share the same parallel plates and would therefore share the same capacitor areas. Further, as seen above, the acts at FIGS.
- the acts at FIGS. 15A and 15B may be employed to define the individual widths W cg of the control gate electrodes 114
- the acts at FIGS. 16A-16C may be employed to define the individual widths W ig of the internal gate electrodes 108
- the capacitor areas of the ferroelectric and MIS capacitors may be independently tuned via the individual widths W ig , W cg of the internal and control gate electrodes 108 , 114 .
- an electric field ratio for the ferroelectric and MIS capacitors is equal to the inverse of the dielectric constant ratio times the inverse of the capacitor area ratio. Accordingly, the electric field ratio may be tuned by the dielectric constant ratio and/or the capacitor area ratio.
- a dielectric constant is a material dependent parameter, such that material constraints may limit tuning of the electric field ratio based on dielectric constants.
- the individual widths W ig , W cg of the internal and control gate electrodes 108 , 114 and hence the capacitor areas may be tuned by the method for forming the MFMIS memory cells 102 .
- the electric field ratio may be tuned based on capacitor areas during the method for forming the MFMIS memory cells 102 .
- the ferroelectric layer 116 may have a high electric field during program and erase operations while the gate dielectric layer 106 may have a low electric field during program and erase operations. Because the ferroelectric layer 116 may have a high electric field, polarization of the ferroelectric layer 116 may strongly switch during program and erase operations. As a result, the difference between readout currents while the ferroelectric layer 116 is respectively at programmed and erased states may be large (e.g., the memory window may be large). Further, because the ferroelectric layer 116 may have a high electric field, program and erase voltages may be low and hence power consumption may be low.
- the gate dielectric layer 106 may have a low electric field, stress on the gate dielectric layer 106 may be low. This, in turn, may improve the reliability of the gate dielectric layer 106 and the TDDB of the gate dielectric layer 106 . Accordingly, the endurance of the MFMIS memory cells 102 and the retention of the MFMIS memory cells 102 may be enhanced.
- the interconnect structure 404 is completed.
- An upper interconnect dielectric layer 406 b is formed over the first and second memory arrays 204 a , 204 b , and a plurality of upper wires 408 b and a plurality of upper vias 410 b are formed stacked in the upper interconnect dielectric layer 406 b .
- At least some of the upper wires 408 b define top word lines TWL, and at least some of the upper vias 410 b define top electrode vias TEV.
- the top word lines TWL extend correspondingly along rows of the control gate electrodes 114 , and the top electrode vias TEV extend respectively from the top word lines TWL respectively to the control gate electrodes 114 .
- FIGS. 8A and 8B through FIGS. 15A and 15B , FIGS. 16A-16C , and FIGS. 17A and 17B are described with reference to various embodiments of a method, it will be appreciated that the structures shown in FIGS. 8A and 8B through FIGS. 15A and 15B , FIGS. 16A-16C , and FIGS. 17A and 17B are not limited to the method but rather may stand alone separate of the method. While FIGS. 8A and 8B through FIGS. 15A and 15B , FIGS. 16A-16C , and FIGS. 17A and 17B are described as a series of acts, it will be appreciated that the order of the acts may be altered in other embodiments. While FIGS. 8A and 8B through FIGS.
- FIGS. 16A-16C , and FIGS. 17A and 17B illustrate and describe as a specific set of acts, some acts that are illustrated and/or described may be omitted in other embodiments. Further, acts that are not illustrated and/or described may be included in other embodiments.
- FIG. 18 a block diagram 1800 of some embodiments of the method of FIGS. 8A and 8B through FIGS. 15A and 15B , FIGS. 16A-16C , and FIGS. 17A and 17B is provided.
- an interconnect structure is partially formed over a semiconductor device and a semiconductor substrate. See, for example, FIGS. 8A and 8B .
- a memory film is deposited over the interconnect structure, wherein the memory film comprises a pair of source/drain layers and a source/drain dielectric layer between the source/drain layers. See, for example, FIGS. 9A and 9B .
- the memory film is patterned to form a plurality of trenches extending laterally in parallel in a first direction. See, for example, FIGS. 10A and 10B .
- sidewalls of the source/drain dielectric layer are laterally recessed in the trenches in a second direction transverse to the first direction to form recesses. See, for example, FIGS. 11A and 11B .
- a semiconductor layer and a gate dielectric layer are deposited lining and partially filling the trenches and the recesses. See, for example, FIGS. 12A and 12B .
- an internal electrode layer is deposited filling a remainder of the trenches and the recesses. See, for example, FIGS. 12A and 12B .
- the semiconductor layer, the gate dielectric layer, and the internal electrode layer are patterned to clear the trenches while the semiconductor layer, the gate dielectric layer, and the internal electrode layer persist in the recesses. See, for example, FIGS. 13A and 13B .
- a ferroelectric layer is deposited lining and partially filling the trenches. See, for example, FIGS. 14A and 14B .
- a control electrode layer is deposited filling a remainder of the trenches. See, for example, FIGS. 14A and 14B .
- control electrode layer is patterned to divide the control electrode layer into a plurality of control gate electrodes in a plurality of rows and a plurality of columns. See, for example, FIGS. 15A and 15B .
- the internal electrode layer is patterned to divide the internal electrode layer into a plurality of internal gate electrodes localized to the recesses. See, for example, FIGS. 16A-16C .
- the interconnect structure is completed over the memory film and the control gate electrodes. See, for example, FIGS. 17A and 17B .
- FIG. 18 While the block diagram 1800 of FIG. 18 is illustrated and described herein as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events is not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. Further, not all illustrated acts may be required to implement one or more aspects or embodiments of the description herein, and one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases.
- FIGS. 19A and 19B through FIGS. 24A and 24B , FIGS. 25A-25C , and FIGS. 26A and 26B a series of views of some embodiments of a method for forming an IC comprising a 3D memory array of MFMIS memory cells is provided in which word lines are respectively at a bottom and a top of the 3D memory array.
- Figures labeled with a suffix of B illustrate cross-sectional views along line A′′′ in like-numbered figures with a suffix of A.
- figures labeled with a suffix of C illustrate cross-sectional views along line B′′′ in like-numbered figures with a suffix of A.
- Figures with a suffix of A illustrate top views along line H, H′, H′′ (whichever is present) in like-numbered figures with a suffix of B and, where present, like-numbered figures with a suffix of C.
- the method is illustrated using embodiments of the IC at FIGS. 7A and 7B but may form other suitable embodiments.
- a semiconductor device 412 and a trench isolation structure 420 are formed on a semiconductor substrate 402 as illustrated and described at FIGS. 8A and 8B .
- an interconnect structure 404 is partially formed over the semiconductor device 412 and the semiconductor substrate 402 .
- the interconnect structure 404 comprises a lower interconnect dielectric layer 406 a , a cap dielectric layer 702 , a plurality of lower wires 408 a , and a plurality of lower vias 410 a .
- the lower wires 408 a and the lower vias 410 a are alternatingly stacked in the lower interconnect dielectric layer 406 a and define conductive paths leading from the semiconductor device 412 and other semiconductor devices (not shown) on the semiconductor substrate 402 .
- the lower wires 408 a define bottom word lines BWL at a top of the interconnect structure 404
- the lower vias 410 a define bottom electrode vias BEV respectively overlying the bottom word lines BWL.
- the cap dielectric layer 702 covers the lower interconnect dielectric layer 406 a and the bottom electrode vias BEV.
- FIGS. 9A and 9B As illustrated by the top and cross-sectional views 2000 A, 2000 B of FIGS. 20A and 20B , the acts at FIGS. 9A and 9B through FIGS. 13A and 13B are performed. Note that for ease of illustration, only a top portion of the interconnect structure 404 is shown. A remainder of the interconnect structure 404 is as shown in FIGS. 19A and 19B .
- a first memory film 902 a and a second memory film 902 b are deposited over the interconnect structure 404 as illustrated and described at FIGS. 9A and 9B .
- the first and second memory films 902 a , 902 b are patterned to form a plurality of trenches 1002 as illustrated and described at FIGS. 10A and 10B .
- the source/drain dielectric layers 118 a are laterally recessed through the trenches 1002 to form recesses 1102 as illustrated and described at FIGS. 11A and 11B .
- a semiconductor layer 1202 , a gate dielectric layer 106 , and an internal electrode layer 1204 are formed filling the trenches 1002 (see, e.g., FIGS. 11A and 11B ) and the recesses 1102 (see, e.g., FIGS. 11A and 11B ) as illustrated and described at FIGS. 12A and 12B .
- the trenches 1002 are cleared as described at FIGS. 13A and 13B .
- a ferroelectric layer 116 is deposited lining and partially filling the trenches 1002 .
- a spacer layer 2102 is deposited lining and partially filling the trenches 1002 over the ferroelectric layer 116 .
- the spacer layer 2102 may, for example, be or comprise silicon nitride and/or some other suitable dielectric(s).
- an etching process is performed into the spacer layer 2102 , the ferroelectric layer 116 , and the cap dielectric layer 702 to extend the trenches 1002 to the bottom electrode vias BEV.
- the spacer layer 2102 is etched back and spacers 704 are formed from the spacer layer 2102 on sidewalls of the trenches 1002 .
- the spacers 704 and the array dielectric layer 216 of the second memory film 902 b serve as a mask while etching through the cap dielectric layer 702 and the ferroelectric layer 116 .
- These two steps of the etching process may, for example, be performed by the same etch or by different etches.
- a photolithography/etching process may be performed to form openings at bottoms of the trenches 1002 that extend respectively to the bottom electrode vias BEV. The method may then proceed as described hereafter.
- These alternative embodiments may, for example, be employed to form the IC according to the embodiments of FIGS. 6A and 6B .
- a control electrode layer 1402 is formed filling the trenches 1102 as illustrated and described at FIGS. 14A and 14B .
- a first inter-gate dielectric layer 118 b is formed extending through the control electrode layer 1402 and dividing the control electrode layer 1402 into a plurality of control gate electrodes 114 as illustrated and described at FIGS. 15A and 15B .
- a second inter-gate dielectric layer 118 c is formed extending through the internal electrode layer 1204 , the ferroelectric layer 116 , the spacers 704 , and the first inter-gate dielectric layer 118 b as illustrated and described at FIGS. 16A and 16B .
- the second inter-gate dielectric layer 118 c divides the internal electrode layer 1204 into a plurality of internal gate electrodes 108 .
- Forming the second inter-gate dielectric layer 118 c and dividing the internal electrode layer 1204 into the plurality of internal gate electrodes 108 completes a first memory array 204 a and a second memory array 204 b .
- the first and second memory arrays 204 a , 204 b are vertically stacked over the lower interconnect dielectric layer 406 a and are made up of plurality of MFMIS memory cells 102 .
- Each of the MFMIS memory cells 102 has an individual one of the internal gate electrodes 108 and further has a localized portion of the ferroelectric layer 116 .
- the localized portion of the ferroelectric layer 116 has a polarity representing a bit of data.
- top word lines TWL and top electrode vias TEV are formed at even numbered rows or odd numbered rows, but not both.
- FIGS. 19A and 19B through FIGS. 24A and 24B , FIGS. 25A-25C , and FIGS. 26A and 26B are described with reference to various embodiments of a method, it will be appreciated that the structures shown in FIGS. 19A and 19B through FIGS. 24A and 24B , FIGS. 25A-25C , and FIGS. 26A and 26B are not limited to the method but rather may stand alone separate of the method. While FIGS. 19A and 19B through FIGS. 24A and 24B , FIGS. 25A-25C , and FIGS. 26A and 26B are described as a series of acts, it will be appreciated that the order of the acts may be altered in other embodiments. While FIGS. 19A and 19B through FIGS.
- FIGS. 25A-25C , and FIGS. 26A and 26B illustrate and describe as a specific set of acts, some acts that are illustrated and/or described may be omitted in other embodiments. Further, acts that are not illustrated and/or described may be included in other embodiments.
- FIG. 27 a block diagram 2700 of some embodiments of the method of FIGS. 19A and 19B through FIGS. 24A and 24B , FIGS. 25A-25C , and FIGS. 26A and 26B is provided.
- an interconnect structure is partially formed over a semiconductor device and a semiconductor substrate, wherein the interconnect structure comprises bottom electrode wires and bottom electrode vias respectively overlying the bottom electrode wires at a top of the interconnect structure. See, for example, FIGS. 19A and 19B .
- a memory film is deposited over the interconnect structure, wherein the memory film comprises a pair of source/drain layers and a source/drain dielectric layer between the source/drain layers. See, for example, FIGS. 20A and 20B .
- the memory film is patterned to form a plurality of trenches extending laterally in parallel in a first direction. See, for example, FIGS. 20A and 20B .
- sidewalls of the source/drain dielectric layer are laterally recessed in the trenches in a second direction transverse to the first direction to form recesses. See, for example, FIGS. 20A and 20B .
- a semiconductor layer, a gate dielectric layer, and an internal electrode layer are deposited filling the trenches and the recesses. See, for example, FIGS. 20A and 20B .
- the semiconductor layer, the gate dielectric layer, and the internal electrode layer are patterned to clear the trenches while the semiconductor layer, the gate dielectric layer, and the internal electrode persist in the recesses. See, for example, FIGS. 20A and 20B .
- a ferroelectric layer and a spacer layer are deposited lining and partially filling the trenches. See, for example, FIGS. 21A and 21B .
- an etch is performed to etch back the spacer layer and to extend the trenches to the bottom electrode vias. See, for example, FIGS. 22A and 22B .
- a control electrode layer is deposited filling the trenches. See, for example, FIGS. 23A and 23B .
- control electrode layer is patterned to divide the control electrode layer into a plurality of control gate electrodes in a plurality of rows and a plurality of columns. See, for example, FIGS. 24A and 24B .
- the internal electrode layer is patterned to divide the internal electrode layer into a plurality of internal gate electrodes localized to the recesses. See, for example, FIGS. 25A-25C .
- the interconnect structure is completed over the memory film and the control gate electrodes. See, for example, FIGS. 26A and 26B .
- block diagram 2700 of FIG. 27 is illustrated and described herein as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events is not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. Further, not all illustrated acts may be required to implement one or more aspects or embodiments of the description herein, and one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases.
- the present disclosure provides a memory device including: a first source/drain region and a second source/drain region overlying the first source/drain region; an internal gate electrode and a semiconductor channel that overlie the first source/drain region and that underlie the second source/drain region, wherein the semiconductor channel extends from the first source/drain region to the second source/drain region; a gate dielectric layer between and bordering the internal gate electrode and the semiconductor channel; a control gate electrode on an opposite side of the internal gate electrode as the semiconductor channel and uncovered by the second source/drain region; and a ferroelectric layer between and bordering the control and internal gate electrodes.
- the control gate electrode has a first sidewall facing the internal gate electrode, wherein internal gate electrode has a second sidewall facing the control gate electrode, and wherein the first and second sidewalls have different widths.
- the first sidewall has a width less than that of the second sidewall.
- a height of the control gate electrode is greater than a vertical separation between a top surface of the second source/drain region and a bottom surface of the first source/drain region.
- the gate dielectric layer wraps around a corner of the internal gate electrode from a sidewall of the internal gate electrode to a top surface of the internal gate electrode.
- the semiconductor channel has a C-shaped profile wrapping around a side of the internal gate electrode.
- the memory device further includes: a second internal gate electrode on an opposite side of the control gate electrode as the ferroelectric layer; and a second ferroelectric layer between and bordering the second internal gate electrode and the control gate electrode.
- the present disclosure provides another memory device including: a first source/drain region and a second source/drain region overlying the first source/drain region; a first gate electrode and a semiconductor layer vertically between the first and second source/drain regions, wherein the first gate electrode is electrically floating; a gate dielectric layer laterally between and bordering the first gate electrode and the semiconductor layer, wherein the first gate electrode, the semiconductor and gate dielectric layers, and the first and second source/drain regions define a common sidewall; a ferroelectric layer lining the common sidewall; and a second gate electrode bordering the ferroelectric layer on an opposite side of the ferroelectric layer as the common sidewall.
- the first and second gate electrodes and the semiconductor layer are laterally spaced in a first direction, wherein the first and second gate electrodes have different widths in a second direction orthogonal to the first direction.
- the first and second gate electrodes respectively have a first sidewall and a second sidewall that are facing, wherein the second sidewall has a surface area from the first source/drain region to the second source/drain region that is less than a surface area of the first sidewall.
- the common sidewall is defined in part by individual sidewalls of the first and second source/drain regions and an individual sidewall of the first gate electrode, wherein the ferroelectric layer is on the individual sidewalls of the first and second source/drain regions and the individual sidewall of the first gate electrode.
- the second source/drain region completely covers the first gate electrode and the semiconductor layer.
- the memory device further includes: a first memory cell defined by the first and second source/drain regions, the first and second gate electrodes, and the semiconductor layer; and a second memory cell overlying the first memory cell and sharing the second gate electrode with the first memory cell.
- the present disclosure provides a memory including: depositing a memory film over a substrate, wherein the memory film includes a pair of source/drain layers and a source/drain dielectric layer between the source/drain layers; perform a first etch into the memory film to form a trench through memory film; recessing a sidewall of the source/drain dielectric layer relative to sidewalls of the source/drain layers through the trench to form a recess; depositing a semiconductor layer lining the recess and the trench; depositing a first electrode layer filling the recess and the trench over the semiconductor layer; performing a second etch into the semiconductor layer and the first electrode layer to clear the semiconductor layer and the first electrode layer from the trench; depositing a ferroelectric layer lining the trench and further lining the first electrode layer and the semiconductor layer at the recess; and depositing a second electrode layer filling the trench over the ferroelectric layer.
- the method further includes: performing a third etch into the second electrode layer to form a control gate electrode bordering the first electrode layer; and performing a fourth etch into the first electrode layer to form a floating gate electrode localized to the recess.
- the third etch forms the control gate electrode having a sidewall facing the recess with a first width
- the fourth etch forms the floating gate electrode having a sidewall facing the control gate electrode with a second width greater than the first width.
- the method further includes depositing a high k gate dielectric layer lining the recess and the trench between the depositing of the semiconductor layer and the depositing of the first electrode layer.
- the semiconductor layer is deposited on the sidewall of the source/drain dielectric layer and the sidewalls of the source/drain layers and is subsequently cleared from the sidewalls of the source/drain layers by the second etch, wherein the ferroelectric layer is deposited on the sidewall of the source/drain dielectric layer and the sidewalls of the source/drain layers.
- the memory film includes a pair of second source/drain layers overlying the pair of source/drain layers and further includes a second source/drain dielectric layer between the second source/drain layers, wherein the recessing recesses a sidewall of the second source/drain dielectric layer relative to sidewalls of the second source/drain layers through the trench to form a second recess.
- the recessing recesses a second sidewall of the source/drain dielectric layer relative to second sidewalls of the source/drain layers through the trench to form a second recess, wherein the second recess is on an opposite side of the trench as the recess.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
- Vehicle Body Suspensions (AREA)
- Multi-Process Working Machines And Systems (AREA)
- Electrotherapy Devices (AREA)
Abstract
Various embodiments of the present application are directed towards a metal-ferroelectric-metal-insulator-semiconductor (MFMIS) memory device, as well as a method for forming the MFMIS memory device. According to some embodiments of the MFMIS memory device, a first source/drain region and a second source/drain region are vertically stacked. An internal gate electrode and a semiconductor channel overlie the first source/drain region and underlie the second source/drain region. The semiconductor channel extends from the first source/drain region to the second source/drain region, and the internal gate electrode is electrically floating. A gate dielectric layer is between and borders the internal gate electrode and the semiconductor channel. A control gate electrode is on an opposite side of the internal gate electrode as the semiconductor channel and is uncovered by the second source/drain region. A ferroelectric layer is between and borders the control gate electrode and the internal gate electrode.
Description
- Two-dimensional (2D) memory arrays are prevalent in electronic devices and may include, for example, NOR flash memory arrays, NAND flash memory arrays, dynamic random-access memory (DRAM) arrays, and so on. However, 2D memory arrays are reaching scaling limits and are hence reaching limits on memory density. Three-dimensional (3D) memory arrays are a promising candidate for increasing memory density and may include, for example, 3D NAND flash memory arrays, 3D NOR flash memory arrays, and so on.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIGS. 1A-1C illustrate various views of some embodiments of a MFMIS memory cell. -
FIGS. 2A-2C illustrate various views of some embodiments of a three-dimensional (3D) memory array comprising MFMIS memory cells configured as inFIGS. 1A-1C . -
FIGS. 3A-3E illustrate cross-sectional views of various alternative embodiments of the 3D memory array ofFIGS. 2A-2C . -
FIGS. 4A-4C illustrate various views of some embodiments of an integrated circuit (IC) comprising the 3D memory array ofFIGS. 2A-2C . -
FIG. 5 illustrates a perspective view of some embodiments of a pair of neighboring rows in the 3D memory array ofFIGS. 4A-4C . -
FIGS. 6A and 6B illustrate cross-sectional views of some alternative embodiments of the IC ofFIGS. 4A-4C in which word lines are respectively at a bottom of the 3D memory array and a top of the 3D memory array. -
FIGS. 7A and 7B illustrate cross-sectional views of some alternative embodiments of the IC ofFIGS. 6A-6C . -
FIGS. 8A and 8B throughFIGS. 15A and 15B ,FIGS. 16A-16C , andFIGS. 17A and 17B illustrate a series of views of some embodiments of a method for forming an IC comprising a 3D memory array of MFMIS memory cells. -
FIG. 18 illustrates a block diagram of some embodiments of the method ofFIGS. 8A and 8B throughFIGS. 15A and 15B ,FIGS. 16A-16C , andFIGS. 17A and 17B . -
FIGS. 19A and 19B through 24A and 24B ,FIGS. 25A-25C , andFIGS. 26A and 26B illustrate a series of views of some embodiments of a method for forming an IC comprising a 3D memory array of MFMIS memory cells in which word lines are respectively at a bottom of the 3D memory array and a top of the 3D memory array. -
FIG. 27 illustrates a block diagram of some embodiments of the method ofFIGS. 19A and 19B throughFIGS. 24A and 24B ,FIGS. 25A-25C , andFIGS. 26A and 26B . - The present disclosure provides many different embodiments, or examples, for implementing different features of this disclosure. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- In some embodiments, a three-dimensional (3D) memory device comprises a plurality of metal-ferroelectric-insulator-semiconductor (MFIS) memory cells defining a plurality of memory arrays at different elevations. According to some embodiments of a MFIS memory cell in the 3D memory device, a first source/drain region, a semiconductor channel, and a second source/drain region are vertically stacked and define a common sidewall. A control gate electrode, a ferroelectric layer, and a gate dielectric layer extend vertically through the plurality of memory arrays along the common sidewall. The gate dielectric layer is between and borders the ferroelectric layer and the semiconductor channel, and the ferroelectric layer is between and borders the control gate electrode and the gate dielectric layer.
- During program and erase operations, program and erase voltages having opposite polarities are respectively applied across the ferroelectric layer and the gate dielectric layer. The program and erase voltages change a polarity of the ferroelectric layer between a programmed state and an erased state, such that a bit of data may be represented by the polarity. Further, during program and erase operations, the MFIS memory cell may be modeled as a first parallel-plate capacitor and a second parallel-plate capacitor that are electrically coupled in series and that correspond to the ferroelectric layer and the gate dielectric layer.
- A challenge with the MFIS memory cell is that the ferroelectric layer and the gate dielectric layer may share the same parallel plates (e.g., the control gate electrode and the semiconductor channel) and may hence have the same capacitor area. The capacitor area corresponds to the overlapping area between the control gate electrode and the semiconductor channel. Further, the ferroelectric layer may have a higher dielectric constant than the gate dielectric layer. For example, the ferroelectric layer may have a dielectric constant greater than about 20 or some other suitable value due to available materials, whereas the gate dielectric layer may have a dielectric constant between about 3.9-15 or some other suitable value for high reliability and a high time-dependent dielectric breakdown (TDDB).
- For a pair of parallel-plate capacitors electrically coupled in series, the electric field ratio is equal to the inverse of the dielectric constant ratio times the inverse of the capacitor area ratio. In other words, E1/E2=(k2*A2)/(k1*A1), where E denotes electric field, k denotes dielectric constant, A denotes capacitor area, and the subscript denotes a specific capacitor. Therefore, because of the same capacitor area and the higher dielectric constant at the ferroelectric layer, the gate dielectric layer and the ferroelectric layer may respectively have a high electric field and low electric field during program and erase operations.
- Because of the low electric field across the ferroelectric layer, the polarization of the ferroelectric layer weakly switches during program and erase operations. As a result, the difference between readout currents while the ferroelectric layer is respectively at the programmed and erased states is small (e.g., the memory window is small). Further, because of the low electric field, the program and erase voltages may be high and hence power consumption may be high. Because of the high electric field at the gate dielectric layer, stress on the gate dielectric layer is high. This, in turn, degrades the reliability of the gate dielectric layer and the TDDB of the gate dielectric layer. Accordingly, the low electric field across the ferroelectric layer and the high electric field at the gate dielectric layer reduce the endurance of the MFIS memory cell and the retention of the MFIS memory cell.
- Various embodiments of the present application are directed towards a metal-ferroelectric-metal-insulator-semiconductor (MFMIS) memory device, as well as a method for forming the MFMIS memory device. Note that although MFMIS stands for metal ferroelectric metal insulator semiconductor, doped polysilicon and other suitable conductive materials may be used in place of metal. According to some embodiments of the MFMIS memory device, a first source/drain region and a second source/drain region are vertically stacked. An internal gate electrode and a semiconductor channel overlie the first source/drain region and underlie the second source/drain region. The semiconductor channel extends from the first source/drain region to the second source/drain region, and the internal gate electrode is electrically floating. A gate dielectric layer is between and borders the internal gate electrode and the semiconductor channel. A control gate electrode is on an opposite side of the internal gate electrode as the semiconductor channel and is uncovered by the second source/drain region. A ferroelectric layer is between and borders the control gate electrode and the internal gate electrode.
- During program and erase operations, the MFMIS memory cell may be modeled as a first parallel-plate capacitor and a second parallel-plate capacitor that are electrically coupled in series and that correspond to the ferroelectric layer and the gate dielectric layer. The control gate electrode and the internal gate electrode define parallel plates of the first capacitor, and the internal gate electrode and the semiconductor channel define parallel plates of the second capacitor. Hence, the capacitor area of the ferroelectric layer corresponds to the overlap between the control and internal gate electrodes, whereas the capacitor area of the gate dielectric layer corresponds to the overlap between the internal gate electrode and the semiconductor channel. Because of the internal gate electrode, the first and second parallel-plate capacitors each has a different set of parallel plates and may therefore have different capacitor areas. If the internal gate electrode was omitted, the first and second parallel-plate capacitors would have the same parallel plates and would therefore have the same capacitor areas.
- As noted above, for a pair of parallel-plate capacitors electrically coupled in series, the electric field ratio is equal to the inverse of the dielectric constant ratio times the inverse of the capacitor area ratio. Tuning the electric fields across the ferroelectric layer and the gate dielectric layer using dielectric constants may be difficult due to material constraints. However, tuning the electric fields across the ferroelectric layer and the gate dielectric layer using capacitor area may be achieved during formation of the MFMIS memory cell by tuning the dimensions respectively of the control gate electrode, the internal gate electrode, and the semiconductor channel. Therefore, the dimensions may be tuned so the electric field across the ferroelectric layer is high and the electric field across the gate dielectric layer is low.
- Because the ferroelectric layer may have a high electric field, the polarization of the ferroelectric layer may strongly switch during program and erase operations. As a result, the difference between readout currents while the ferroelectric layer is respectively at programmed and erased states may be large (e.g., the memory window may be large). Further, because the ferroelectric layer may have a high electric field, program and erase voltages may be low and hence power consumption may be low. Because of the low electric field at the gate dielectric layer, stress on the gate dielectric layer may be low. This, in turn, may improve the reliability of the gate dielectric layer and the TDDB of the gate dielectric layer. Accordingly, tuning the dimensions of the control and internal gate electrodes may enhance the endurance of the MFMIS memory cell and the retention of the MFMIS memory cell.
- With reference to
FIGS. 1A-1C ,various views 100A-100C of some embodiments of aMFMIS memory cell 102 is provided.FIG. 1A corresponds to across-sectional view 100A along line A inFIG. 1C , whereasFIG. 1B corresponds to across-sectional view 100B along line B inFIG. 1C . Further,FIG. 1C corresponds to atop view 100C. TheMFMIS memory cell 102 may, for example, be or comprise a MFMIS field-effect transistor (FET) or some other suitable semiconductor device having an MFMIS stack. - A
semiconductor channel 104, agate dielectric layer 106, and aninternal gate electrode 108 overlie a lower source/drain region 110 l and underlie an upper source/drain region 110 u. Thesemiconductor channel 104, thegate dielectric layer 106, theinternal gate electrode 108, lower source/drain region 110 l, and the upper source/drain region 110 u define acommon sidewall 112 facing acontrol gate electrode 114 and aferroelectric layer 116. In some embodiments, thecommon sidewall 112 is flat and/or smooth. Thecontrol gate electrode 114 and theferroelectric layer 116 extend along thecommon sidewall 112 from a bottom surface of the lower source/drain region 110 l to a top surface of the upper source/drain region 110 u. - The
ferroelectric layer 116 separates thecontrol gate electrode 114 from thecommon sidewall 112 and has a polarity representing a bit of data. During program and erase operations, the lower and upper source/drain regions 110 l, 110 u are electrically coupled in parallel and used as a proxy for thesemiconductor channel 104. A program voltage is applied from thecontrol gate electrode 114 to semiconductor channel 104 (e.g., via the lower and upper source/drain regions 110 l, 110 u) to set the polarity to a programmed state. Further, an erase voltage having an opposite polarity as the program voltage is applied from thecontrol gate electrode 114 to the semiconductor channel 104 (e.g., via the lower and upper source/drain regions 110 l, 110 u) to set the polarity to an erased state. The programmed state may, for example, represent a binary “1”, whereas the erased state may, for example, represent a binary “0”, or vice versa. - The
ferroelectric layer 116 screens an electric field produced by thecontrol gate electrode 114 such thatMFMIS memory cell 102 has a programmed threshold voltage and an erased threshold voltage respectively while the polarity is in the programmed state and the erased state. Hence, during read operations, thecontrol gate electrode 114 is biased with a read voltage between the programmed and erased threshold voltages and the resistance of thesemiconductor channel 104 is measured. Depending upon whether thesemiconductor channel 104 conducts, the polarity is either in the programmed or erased state. - Because the lower and upper source/
drain regions 110 l, 110 u are electrically coupled in parallel during program and erase operations, theMFMIS memory cell 102 may be modeled as a metal-insulator-semiconductor (MIS) parallel-plate capacitor CMIS (MIS capacitor CMIS for short) and a ferroelectric parallel-plate capacitor CFE (ferroelectric capacitor CFE for short) that are electrically coupled in series during program and erase operations. Theinternal gate electrode 108 and thesemiconductor channel 104 respectively define parallel plates of the MIS capacitor CMIS that are parallel to thecross-sectional view 100B ofFIG. 1B , and thegate dielectric layer 106 defines an insulator of the MIS capacitor CMIS. In some embodiments, an interfacial layer (not shown) on thesemiconductor channel 104, between thegate dielectric layer 106 and thesemiconductor channel 104, also defines the insulator of the MIS capacitor CMIS. Further, the internal andcontrol gate electrodes cross-sectional view 100B ofFIG. 1B , and theferroelectric layer 116 defines an insulator of the ferroelectric capacitor CFE. - A capacitor area of a parallel plate capacitor corresponds to the overlap between opposing surfaces respectively of the parallel plates when the opposing surfaces are projected onto a two-dimensional (2D) plane that is parallel to the opposing surfaces. Therefore, the capacitor area of the MIS capacitor CMIS corresponds to the overlap between opposing surfaces respectively of the
internal gate electrode 108 and thesemiconductor channel 104 when the opposing surfaces are projected onto a 2D plane that is parallel to the opposing surfaces. Similarly, the capacitor area of the ferroelectric capacitor CFE corresponds to the overlap between opposing surfaces respectively the internal andcontrol gate electrodes - Because of the
internal gate electrode 108, the ferroelectric and MIS capacitors CFE, CMIS may have different capacitor areas. If theinternal gate electrode 108 was omitted, the ferroelectric and MIS capacitors CFE, CMIS would share the same parallel plates and would therefore have the same capacitor areas. Further, as seen hereafter, theMFMIS memory cell 102 may be formed by a method that allows a width Wcg of thecontrol gate electrode 114 and a width Wig of theinternal gate electrode 108 to be independently defined. This, in turn, allows tuning of the capacitor areas of the ferroelectric and MIS capacitors CFE, CMIS. - Because the ferroelectric and MIS capacitors CFE, CMIS are electrically coupled in series, an electric field ratio (e.g., EFE/EMIS) for the ferroelectric and MIS capacitors CFE, CMIS is equal to the inverse of the dielectric constant ratio (e.g., kMIS/kFE) times the inverse of the capacitor area ratio (e.g., AMIS/AFE). In other words, EFE/EMIS=(kMIS*AMIS)/(kFE*AFE), where E denotes electric field, k denotes dielectric constant, A denotes capacitor area, and the subscript denotes a specific capacitor (e.g., CFE or CMIS). Accordingly, the electric field ratio may be tuned by the dielectric constant ratio and/or the capacitor area ratio.
- A dielectric constant is a material dependent parameter, such that material constraints may limit the ability to tune the electric field ratio (e.g., EFE/EMIS) based on the dielectric constant ratio (e.g., kMIS/kFE). For example, the
ferroelectric layer 116 may have a dielectric constant greater than about 20 or some other suitable value due to available materials, whereas thegate dielectric layer 106 may have a dielectric constant between about 3.9-15 or some other suitable value for high reliability and a high TDDB. However, as noted above, capacitor areas may be tuned by a method for forming theMFMIS memory cell 102. Hence, the electric field ratio (e.g., EFE/EMIS) may be tuned based on the capacitor area ratio (e.g., AMIS/AFE) during the method for forming theMFMIS memory cell 102. - Because the electric field ratio (e.g., EFE/EMIS) may be tuned during the method for forming the
MFMIS memory cell 102, theferroelectric layer 116 may have a high electric field during program and erase operations while thegate dielectric layer 106 may have a low electric field during program and erase operations. Further, theferroelectric layer 116 may have a high voltage drop during program and erase operations while thegate dielectric layer 106 may have a low voltage drop during program and erase operations. Because theferroelectric layer 116 may have a high electric field, the polarization of theferroelectric layer 116 may strongly switch during program and erase operations. As a result, the difference between readout currents while theferroelectric layer 116 is respectively at programmed and erased states may be large (e.g., the memory window may be large). Further, because theferroelectric layer 116 may have a high electric field, program and erase voltages may be low and hence power consumption may be low. Because thegate dielectric layer 106 may have a low electric field, stress on thegate dielectric layer 106 may be low. This, in turn, may improve the reliability of thegate dielectric layer 106 and the TDDB of thegate dielectric layer 106. Accordingly, the endurance of theMFMIS memory cell 102 and the retention of theMFMIS memory cell 102 may be enhanced. - Referring specifically to
FIG. 1B , theinternal gate electrode 108 completely overlaps with thesemiconductor channel 104, such that a surface area of theinternal gate electrode 108 defines the capacitor area of the MIS capacitor CMIS. Further, a height Hig of theinternal gate electrode 108 is less than a height Hcg of thecontrol gate electrode 114, and the width Wcg of thecontrol gate electrode 114 is less than the width Wig of theinternal gate electrode 108, such that the capacitor area of the ferroelectric capacitor CFE is bounded by the width Wcg of thecontrol gate electrode 114 and the height Hig of theinternal gate electrode 108. Accordingly, the MIS and ferroelectric capacitors CMIS, CFE have the same capacitor area height, and the ferroelectric capacitor CFE has a lesser capacitor area width than the MIS capacitor CMIS. - Because the ferroelectric and MIS capacitors have the same capacitor area height, the electric field ratio (e.g., EFE/EMIS) may be simplified and equal to (kMIS*WMIS)/(kFE*WFE), where WFE is the width Wcg of the
control gate electrode 114 and WMIS is the width Wig of theinternal gate electrode 108. Further, because the MIS and ferroelectric capacitors CMIS, CFE have the same capacitor area heights, and the ferroelectric capacitor CFE has a lesser capacitor area width than the MIS capacitor CMIS, the capacitor area of the ferroelectric capacitor CFE is less than the capacitor area of the MIS capacitor CMIS. Hence, the capacitor area ratio (e.g., AMIS/AFE) favors a higher electric field at theferroelectric layer 116 than at thegate dielectric layer 106. As noted above, a higher electric field at theferroelectric layer 116 enhances the endurance of theMFMIS memory cell 102 and the retention of theMFMIS memory cell 102. - Referring generally back to
FIGS. 1A-1C , thesemiconductor channel 104 extends from the lower source/drain region 110 l to the upper source/drain region 110 u. Further, thesemiconductor channel 104 wraps around corners of thegate dielectric layer 106 from a sidewall of thegate dielectric layer 106 respectively to a top surface of thegate dielectric layer 106 and a bottom surface of thegate dielectric layer 106. In some embodiments, thesemiconductor channel 104 has a reverse C-shaped profile. However, other suitable profiles are amenable. Thesemiconductor channel 104 may, for example, be doped or undoped and may, for example, be or comprise polysilicon and/or some other suitable semiconductor material(s). - The lower and upper source/
drain regions 110 l, 110 u are doped and may, for example, be or comprise polysilicon and/or some other suitable semiconductor material(s). In some embodiments, the lower and upper source/drain regions 110 l, 110 u are or comprise doped polysilicon with a first doping type, and thesemiconductor channel 104 is or comprises doped polysilicon with a second doping type opposite the first doping type. In some other embodiments, the lower and upper source/drain regions 110 l, 110 u are or comprise doped polysilicon, and thesemiconductor channel 104 is or comprises undoped polysilicon. - The
gate dielectric layer 106 wraps around corners of theinternal gate electrode 108 from a sidewall of theinternal gate electrode 108 respectively to a top surface of theinternal gate electrode 108 and a bottom surface of theinternal gate electrode 108. In some embodiments, thegate dielectric layer 106 has a reverse C-shaped profile. However, other suitable profiles are amenable. Thegate dielectric layer 106 may be or comprise, for example, silicon oxide (e.g., SiO2), silicon nitride (e.g., Si3N4), silicon oxynitride (e.g., SiON), aluminum oxide (e.g., Al2O3), hafnium oxide (e.g., HfO2), lanthanum oxide (e.g., La2O3), zirconium oxide (e.g., ZrO2), some other suitable dielectric(s), or any combination of the foregoing. - In some embodiments, the
gate dielectric layer 106 has a dielectric constant less than that of theferroelectric layer 116, such that the dielectric constant ratio (e.g., kMIS/kFE) favors a higher electric field at thegate dielectric layer 106 than at theferroelectric layer 116 during program and erase operations. As noted above, this may degrade endurance and/or retention of theMFMIS memory cell 102. Therefore, in some of such embodiments, the capacitor area ratio (e.g., AMIS/AFE) is tuned to counteract the dielectric constant ratio (e.g., kMIS/kFE) so theferroelectric layer 116 has a higher electric field than thegate dielectric layer 106 during program and erase operations. In some embodiments, thegate dielectric layer 106 is or comprises a high k dielectric material having a dielectric constant greater than about 3.9 or some other suitable value. In some embodiments, thegate dielectric layer 106 has a dielectric constant between about 3.9-15 or some other suitable value. If the dielectric constant is greater than about 15 or some other suitable value, leakage current may be high and/or reliability of thegate dielectric layer 106 may be low. For example, a TDDB of thegate dielectric layer 106 may be low. If the dielectric constant is less than about 3.9 or some other suitable value, the dielectric constant ratio (e.g., kMIS/kFE) may favor a higher electric field at thegate dielectric layer 106 than at theferroelectric layer 116 to such an extent that it may be difficult to compensate for the higher electric field using the capacitor area ratio (e.g., AMIS/AFE). - The
internal gate electrode 108 is electrically floating and may, for example, be or comprise titanium nitride, doped polysilicon (e.g., N+ or P+), tantalum nitride, tungsten, some other suitable conductive material(s), or any combination of the foregoing. In some embodiments, theinternal gate electrode 108, thegate dielectric layer 106, and thesemiconductor channel 104 completely underlie the upper source/drain region 110 u and/or completely overlie the lower source/drain region 110 l. - The
control gate electrode 114 and theferroelectric layer 116 are on an opposite side of the floatinggate electrode 108 as thegate dielectric layer 106 and thesemiconductor channel 104. Further, thecontrol gate electrode 114 and theferroelectric layer 116 are at sides of the lower and upper source/drain regions 110 l, 110 u. As such, thecontrol gate electrode 114 and theferroelectric layer 116 are uncovered by the upper source/drain region 110 u. Thecontrol gate electrode 114 may, for example, be or comprise titanium nitride, doped polysilicon (e.g., N+ or P+), tantalum nitride, tungsten, some other suitable conductive material(s), or any combination of the foregoing. Theferroelectric layer 116 may, for example, be or comprise hafnium oxide (e.g., HfO2) doped with: 1) aluminum to less than about 20 atomic percent; 2) silicon to less than about 5 atomic percent; 3) zirconium to less than about 50 atomic percent; 4) lanthanum to less than about 50 atomic percent; 5) strontium to less than about 50 atomic percent; or 5) some other suitable element. Additionally, or alternatively, theferroelectric layer 116 may, for example, be or comprise some other suitable ferroelectric material(s). - The
ferroelectric layer 116, thesemiconductor channel 104, thegate dielectric layer 106, and theinternal gate electrode 108 have individual thicknesses laterally (e.g., in an X direction) within the cross-sectional view ofFIG. 1A . Theferroelectric layer 116 may, for example, have an individual thickness of about 3-15 nanometers. Thesemiconductor channel 104 may, for example, have an individual thickness of about 5-7 nanometers or some other suitable thickness. Thegate dielectric layer 106 may, for example, have an individual thickness of about 1-5 nanometers or some other suitable thickness. Theinternal gate electrode 108 may, for example, have an individual thickness of about 4-24 nanometers or some other suitable thickness. Thesemiconductor channel 104, thegate dielectric layer 106, and theinternal gate electrode 108 may, for example, have a combined thickness of about 10-30 nanometers. - A
dielectric structure 118 surrounds theMFMIS memory cell 102. Thedielectric structure 118 separates the lower and upper source/drain regions 110 l, 110 u from each other and, as seen hereafter, separates theMFMIS memory cell 102 from other MFMIS memory cells when theMFMIS memory cell 102 is integrated into a memory array. Note that a portion of thedielectric structure 118 separating the lower and upper source/drain regions 110 l, 110 u may also be known as a source/drain dielectric layer. Thedielectric structure 118 may be or comprise, for example, silicon oxide and/or some other suitable dielectric(s). - With reference to
FIGS. 2A-2C ,various views 200A-200C of some embodiments of a3D memory array 202 comprising a plurality ofMFMIS memory cells 102 configured as inFIGS. 1A-1C is provided.FIG. 2A corresponds to across-sectional view 200A along line A′ inFIG. 2C .FIG. 2B corresponds to across-sectional view 200B along line B′ inFIG. 2C .FIG. 2C corresponds to atop view 200C along line C inFIGS. 2A and 2B . The3D memory array 202 may, for example, provide high memory density, as well as high reliability (e.g., high endurance and high retention) for high speed and low power consumption applications. - The
MFMIS memory cells 102 are grouped into afirst memory array 204 a and asecond memory array 204 b. The first andsecond memory arrays dielectric substrate 206, and thesecond memory array 204 b overlies thefirst memory array 204 a. The first andsecond memory arrays second memory arrays cross-sectional view 200A ofFIG. 2A ), whereas the columns extend in a Y direction (e.g., laterally in thecross-sectional view 200B ofFIG. 2B ). - A plurality of
control gate electrodes 114 and aferroelectric layer 116 extend through the first andsecond memory arrays MFMIS memory cells 102. Further, thecontrol gate electrodes 114 and theferroelectric layer 116 are shared by MFMIS memory cells in thefirst memory array 204 a and MFMIS memory cells in thesecond memory array 204 b. For example, each MFMIS memory cell in thefirst memory array 204 a may share a control gate electrode and theferroelectric layer 116 with an overlying MFMIS memory cell in thesecond memory array 204 b. Theferroelectric layer 116 may, for example, be shared by multiple MFMIS memory cells because polarization of theferroelectric layer 116 is localized to a MFMIS memory cell at which the polarization occurred. - The
MFMIS memory cells 102 are further grouped intopairs 208 of neighboring MFMIS memory cells (e.g., MFMIS pairs 208) along corresponding rows. The MFMIS memory cells in each of the MFMIS pairs 208 share a corresponding one of thecontrol gate electrodes 114. A MFMIS memory cell on a right side of a corresponding control gate electrode is as illustrated and described inFIGS. 1A-1C . A MFMIS memory cell on a left side of a corresponding control gate electrode is as illustrated and described inFIGS. 1A-1C , except thatFIG. 1A should be flipped horizontally along the Z axis andFIG. 1C should be flipped horizontally along the Y axis.FIG. 1B is the same regardless of whether an MFMIS memory cell is on a left or right side of a corresponding control gate electrode. - The MFMIS pairs 208 are arranged so an MFMIS pair occurs every two columns along each row and occurs every other row along each column. Further, the MFMIS pairs 208 are staggered along neighboring columns and neighboring rows so a pitch Py of the MFMIS pairs 208 in a Y direction spans a row and a pitch Px of the MFMIS pairs 208 in an X direction spans two columns. In some embodiments, the
control gate electrodes 114 have individual widths Wcg in the Y direction that are less than about half the Y-direction pitch Py. - A plurality of
semiconductor channels 104, a plurality of gatedielectric layers 106, a plurality of lower source/drain regions 110 l, and a plurality of upper source/drain regions 110 u partially define theMFMIS memory cells 102. Note that “lower” and “upper” are relative to the correspondingMFMIS memory cells 102 for the lower and upper source/drain regions 110 l, 110 u. Thesemiconductor channels 104, the gate dielectric layers 106, and the lower and upper source/drain regions 110 l, 110 u extend correspondingly along the columns and are shared by the MFMIS memory cells in the corresponding columns. A semiconductor channel may, for example, be shared by multiple MFMIS memory cells because an electric field produced by an MFMIS memory cell is localized to the MFMIS memory cell. In alternative embodiments, thesemiconductor channels 104 and/or the gatedielectric layers 106 are individual to theMFMIS memory cells 102 and are hence not shared by MFMIS memory cells. - A plurality of
internal gate electrodes 108 partially define theMFMIS memory cells 102. Theinternal gate electrodes 108 are individual to theMFMIS memory cells 102 and are therefore not shared by MFMIS memory cells. In some embodiments, theinternal gate electrodes 108 are separated from each other along corresponding columns by a distance D1 that is less than about half the Y-direction pitch Py. - As discussed with regard to
FIGS. 1A-1C , theinternal gate electrodes 108 may be used to tune the electric fields across the gate dielectric andferroelectric layers ferroelectric layers 116 have higher electric fields than the gatedielectric layers 106 during program and erase operations. For example, theinternal gate electrodes 108 may have individual widths Wig greater than the individual widths Wcg of thecontrol gate electrodes 114 to promote higher electric fields at theferroelectric layers 116 than at the gate dielectric layers 106. Higher electric fields at theferroelectric layers 116 than at the gatedielectric layers 106 may enhance endurance and/or retention of theMFMIS memory cells 102. - A plurality of
metal lines 210 define bit lines BL and source lines SL. The bit lines BL extend respectively along the columns and are respectively on and electrically coupled to top surfaces of the upper source/drain regions 110 u. The source lines SL extend respectively along the columns and are respectively on and electrically coupled to bottom surfaces of the lower source/drain regions 110 l. In alternative embodiments, the bit lines BL and the source SL are reversed. Themetal lines 210 have smaller resistances than the lower and upper source/drain regions 110 l, 110 u and are defined by correspondingmetal layers 212 and corresponding barrier layers 214. The barrier layers 214 are configured to prevent diffusion of material from the metal layers 212 to overlying and/or underlying structure. The metal layers 212 may, for example, be or comprise tungsten and/or some other suitable metal(s). The barrier layers 214 may, for example, be or comprise titanium nitride (e.g., TiN), tungsten nitride (e.g., WN), some other suitable barrier material(s), or any combination of the foregoing. - Multiple array
dielectric layers 216 respectively overlie the first andsecond memory arrays dielectric layers 216 are a different material than thedielectric substrate 206 and may, for example, be or comprise silicon nitride and/or some other suitable dielectric(s). Adielectric structure 118 surrounds theMFMIS memory cells 102 and separates theMFMIS memory cells 102 from each other. Further, thedielectric structure 118 separates the lower and upper source/drain regions 110 l, 110 u from each other. - While
FIGS. 2A-2C illustrate a 3D memory array with two memory-array levels, more memory-array levels are amenable. For example, thesecond memory array 204 b along with its corresponding metal lines and its corresponding array dielectric layer may be repeated above thesecond memory array 204 b. Further, whileFIGS. 2A-2C illustrate a 3D memory array with two memory-array levels, a two-dimensional (2D) memory array with a single memory-array level is also amenable. For example, thesecond memory array 204 b along with its corresponding metal lines and its corresponding array dielectric layer may be omitted. - With reference to
FIG. 3A , across-sectional view 300A of some alternative embodiments of the 3D memory array ofFIG. 2A is provided in which themetal lines 210 are omitted. As such, the lower source/drain regions 110 l serves as the source lines SL and the upper source/drain regions 110 u serve as the bit lines BL. While this may reduce material costs and/or manufacturing complexity, it may come at the cost of increased voltage drops along the source lines SL and the bit lines BL because the lower and upper source/drain regions 110 l, 110 u may have higher resistances than the metal lines 210. Such increased voltage drops may limit the size of the 3D memory array and/or lead to increased power consumption. - With reference to
FIG. 3B , across-sectional view 300B of some alternative embodiments of 3D memory array ofFIG. 2A is provided in whichdummy structures 302 are on sidewalls of themetal lines 210 to protect themetal lines 210 from oxidation. Such oxidation may, for example, occur before and/or during deposition of ferroelectric material from which theferroelectric layer 116 is formed. Oxidation may increase resistances of themetal lines 210, thereby increasing voltage drops along the metal lines 210. This may, in turn, increase power consumption and/or limit the size of the 3D memory array. Further, if the oxidation is substantial enough, device failure may occur. - The
dummy structures 302 comprise correspondingdummy semiconductor channels 304, corresponding dummy gatedielectric layers 306, and corresponding dummyinternal gate electrodes 308. Thedummy semiconductor channels 304, the dummy gatedielectric layers 306, and the dummyinternal gate electrodes 308 are respectively as thesemiconductor channels 104, the gate dielectric layers 106, and theinternal gate electrodes 108 are described. This may, for example, be due to formation by the same process or a similar process. - In some embodiments, the
dummy structures 302 have individual widths Wdmy that are the same as or substantially the same as individual widths Wmis of corresponding MIS structures defined by thesemiconductor channels 104, the gate dielectric layers 106, and theinternal gate electrodes 108. In alternative embodiments, thedummy structures 302 have individual widths Wdmy that are different (e.g., greater or less) than the individual widths Wmis of the corresponding MIS structures defined by thesemiconductor channels 104, the gate dielectric layers 106, and theinternal gate electrodes 108. The different widths may, for example, be due to different etch processes while forming recesses within which thedummy structures 302 and the MIS structures are formed and/or may, for example, be due to different etch rates while forming the recesses. Other suitable reasons are, however, amenable for the different widths. - With reference to
FIG. 3C , across-sectional view 300C of some alternative embodiments of the 3D memory array ofFIG. 2A is provided in which a plurality ofsilicide lines 310 are used in place of the plurality ofmetal lines 210. Hence, the source lines SL and the bit lines BL are defined by the silicide lines 310. - As discussed with regard to
FIG. 3B , oxidation of themetal lines 210 may occur withoutdummy structures 302 protecting sidewalls of the metal lines 210. Such oxidation may, in turn, negatively impact performance of the 3D memory array. Thesilicide lines 310 may have a comparable resistance to themetal lines 210 and may hence perform comparable to the metal lines 210. Further, thesilicide lines 310 may have a lower reactivity to oxygen than the metal lines 210. Therefore, by replacing themetal lines 210 with thesilicide lines 310, the challenges associated with oxidation may be mitigated without thedummy structures 302. Further yet, thedummy structures 302 may add complexity to formation of the 3D memory array, such that omitting thedummy structures 302 may reduce costs and/or increase yields. - With reference to
FIG. 3D , across-sectional view 300D of some alternative embodiments of the 3D memory array ofFIG. 3C is provided in which the lower and upper source/drain regions 110 l, 110 u are omitted. Instead, thesilicide lines 310 are used as source/drain regions for theMFMIS memory cells 102. - With reference to
FIG. 3E , across-sectional view 300E of some alternative embodiments of the 3D memory array ofFIG. 2A is provided in which the gatedielectric layers 106 are individual to theMFMIS memory cells 102 and hence are not shared by MFMIS memory cells along corresponding columns. As a result, gate dielectric layers are no longer visible atgaps 312 between the MFMIS pairs 208. In alternative embodiments, thesemiconductor channels 104 are also individual to theMFMIS memory cells 102 and would hence not be visible at thegaps 312 between the MFMIS pairs 208. - While
FIGS. 3A-3E illustratecross-sectional views 300A-300E of some alternative embodiments of the 3D memory array ofFIG. 2A in an X direction, it is to be appreciated that top views of the alternative embodiments may be as illustrated inFIG. 2C . For example,FIG. 2C may be taken along line C in any one of theFIGS. 3A-3E . Similarly, it is to be appreciated that cross-sectional views of the alternative embodiments in a Y direction may be as illustrated inFIG. 2B , except that the vertical stacks of layers would be modified to matchFIGS. 3A-3E . - With reference to
FIGS. 4A-4C ,various views 400A-400C of some embodiments of an integrated circuit (IC) comprising the3D memory array 202 ofFIGS. 2A-2C is provided.FIG. 4A corresponds to across-sectional view 400A along line D inFIG. 4C , andFIG. 4B corresponds to across-sectional view 400B along line E inFIG. 4C . Further,FIG. 4C corresponds to atop view 400C along line F inFIGS. 4A and 4B . - The
3D memory array 202 overlies asemiconductor substrate 402 within aninterconnect structure 404. Thesemiconductor substrate 402 may, for example, be or comprise a bulk substrate of monocrystalline silicon and/or some other suitable type of semiconductor substrate. Theinterconnect structure 404 comprises aninterconnect dielectric layer 406, a plurality ofwires 408, and a plurality ofvias 410. Thewires 408 and thevias 410 are alternatingly stacked in theinterconnect dielectric layer 406 to define conductive paths over and under the3D memory array 202. Theinterconnect dielectric layer 406 may, for example, be or comprise silicon oxide and/or some other suitable dielectric(s). Thewires 408 and thevias 410 may, for example, be or comprise metal and/or some other suitable conductive material(s). - The plurality of
wires 408 define a plurality of top word line wires TWL overlying the3D memory array 202 and extending correspondingly along the rows of the3D memory array 202. Further, the plurality ofvias 410 define top electrode vias TEV extending respectively from thecontrol gate electrodes 114 respectively to the top word lines TWL. Hence, top word lines TWL and the top electrode vias TEV electrically couple to and interconnect control gate electrodes in corresponding rows. -
Semiconductor devices 412 are on thesemiconductor substrate 402, between thesemiconductor substrate 402 and theinterconnect structure 404. Thesemiconductor devices 412 comprise corresponding pairs of source/drain regions 414, correspondinggate electrodes 416, and corresponding gate dielectric layers 418. Thegate electrodes 416 correspond to the pairs of source/drain regions 414 and are laterally sandwiched between the source/drain regions of the corresponding pairs. Thegate dielectric layer 418 respectively underlie thegate electrodes 416 to separate thegate electrodes 416 from thesemiconductor substrate 402. Thesemiconductor devices 412 may, for example, be metal-oxide-semiconductor (MOS) FETs or some other suitable semiconductor devices. Further, thesemiconductor devices 412 may, for example, implement read and write circuitry for the3D memory array 202. - A
trench isolation structure 420 extends into thesemiconductor substrate 402 to provide electrical isolation between thesemiconductor devices 412 and other semiconductor devices (not shown) on thesemiconductor substrate 402. Thetrench isolation structure 420 may, for example, be or comprise silicon oxide and/or some other suitable dielectric(s). Further, thetrench isolation structure 420 may, for example, be or comprise a shallow trench isolation (STI) structure and/or some other suitable type of trench isolation structure. - While the
3D memory array 202 ofFIGS. 4A-4C is configured according toFIGS. 2A-2C , the3D memory array 202 may alternatively be configured according to any one ofFIGS. 3A-3E or according to some other suitable 3D memory array. - With reference to
FIG. 5 , aperspective view 500 of some embodiments of a pair of neighboring rows in the3D memory array 202 ofFIGS. 4A-4C is provided. The rows have corresponding top word lines TWL with subscripts denoting specific row numbers beginning at row m, where m is an integer value. The columns have corresponding bit lines BL and corresponding source lines SL with subscripts denoting specific column numbers beginning at column n, where n is an integer value. - The top word lines TWL extend correspondingly along the rows and electrically couple to the
MFMIS memory cells 102 in the corresponding rows via thecontrol gate electrodes 114 in the corresponding rows. The bit lines BL and the source lines SL extend correspondingly along the columns and electrically couple to theMFMIS memory cells 102 in the corresponding columns via the lower and upper source/drain regions 110 l, 110 u (see, e.g.,FIGS. 4A-4C ) in the corresponding columns. Collectively, the top word lines TWL, the bit lines BL, and the source lines SL facilitate read and write operations on theMFMIS memory cells 102. - With reference to
FIGS. 6A and 6B ,cross-sectional views FIGS. 4A-4C is provided in which word lines electrically couple to thecontrol gate electrodes 114 respectively at a bottom of the3D memory array 202 and a top of the3D memory array 202. Thecross-sectional view 600A ofFIG. 6A corresponds to thecross-sectional view 400A ofFIG. 4A , and thecross-sectional view 600B ofFIG. 6B corresponds to thecross-sectional view 400B ofFIG. 4B . - Control gate electrodes at even numbered rows electrically couple to bottom word lines BWL at a bottom of the
3D memory array 202, and control gate electrodes at odd numbered rows electrically couple to top word lines TWL at a top of the3D memory array 202, or vice versa. Further, thecontrol gate electrodes 114 have different cross-sectional profiles depending upon whether electrically coupled to top or bottom word lines. Control gate electrodes electrically coupled to the bottom word lines BWL have protrusions that protrude respectively to the bottom word lines BWL and that define bottom electrode vias BEV. Control gate electrodes electrically coupled the top word lines TWL lack upward and downward protrusions and are electrically coupled to the top word lines TWL by top electrode vias TEV. - By splitting the word lines between the bottom of the
3D memory array 202 and the top of the3D memory array 202, a pitch of the word lines in a Y direction (e.g., into and out of the page; see, for example,FIG. 4C ) may be reduced. Design constraints regarding the spacing of the word lines may otherwise limit the pitch. By reducing the pitch of the word lines, scaling down of the3D memory array 202 may be enhanced. - With reference to
FIGS. 7A and 7B , across-sectional view FIGS. 6A and 6B is provided in which the bottom electrode vias BEV are independent of thecontrol gate electrodes 114. Thecontrol gate electrodes 114 have the same or substantially the same profile regardless of whether electrically coupled to top or bottom word lines. Further, thecontrol gate electrodes 114 extend through acap dielectric layer 702 between the3D memory array 202 and the bottom electrode vias BEV. Control gate electrodes electrically coupled to the bottom word lines BWL extend through thecap dielectric layer 702 respectively to the bottom electrode vias BEV. Control gate electrodes electrically coupled to the top word lines TWL extend through thecap dielectric layer 702 to theinterconnect dielectric layer 406. Thecap dielectric layer 702 may be or comprise, for example, silicon nitride and/or some other suitable dielectric(s). - A plurality of
spacers 704 separate thecontrol gate electrodes 114 from theferroelectric layers 116, and thedielectric structure 118 protrudes through thecap dielectric layer 702 to theinterconnect dielectric layer 406. Thespacers 704 may be or comprise, for example, silicon nitride and/or some other suitable dielectric(s). - As seen hereafter, the
spacers 704 may be formed by a self-aligned process and used with a top one of the arraydielectric layers 216 as a mask to form openings within which thecontrol gate electrodes 114 are formed. This may lead to a reduction in the number of photomasks used while forming the3D memory array 202. Because photolithography is expensive, the reduction may lead to a substantial cost savings. Further, as seen hereafter, thespacers 704 protect theferroelectric layer 116 while forming openings within which thecontrol gate electrodes 114 are formed. This, in turn, reduces the likelihood of damage to theferroelectric layer 116 and may hence enhance performance of theMFMIS memory cells 102. Further yet, by forming the bottom electrode vias BEV independent of thecontrol gate electrodes 114, aspect ratios (e.g., ratios of height to width) of the openings within which thecontrol gate electrodes 114 are formed may be reduced. This, in turn, may reduce the complexity of the etch used to form the openings and may enlarge the process window (e.g., the resiliency). - While the embodiments of the ICs in
FIGS. 6A, 6B, 7A, and 7B were not accompanied with top views, it is to be appreciated that thetop view 400C ofFIG. 4C is representative of these top views with a few modifications. Top electrode vias TEV and top word lines TWL at even numbered rows or odd numbered rows, but not both, instead correspond to bottom electrode vias BEV and bottom word lines BWL and should therefore be shown in phantom. Further, sizes of electrode vias and/or shapes of electrode vias may be different. Accordingly, thecross-sectional views FIGS. 6A and 7A may, for example, be taken along line D inFIG. 4C (as modified above), and thecross-sectional views FIGS. 6B and 7B may, for example, be taken along line E inFIG. 4C (as modified above). - With reference to
FIGS. 8A and 8B throughFIGS. 15A and 15B ,FIGS. 16A-16C , andFIGS. 17A and 17B , a series of views of some embodiments of a method for forming an IC comprising a 3D memory array of MFMIS memory cells is provided. Figures labeled with a suffix of B illustrate cross-sectional views along line A″ in like-numbered figures with a suffix of A. Where present, figures labeled with a suffix of C illustrate cross-sectional views along line B″ in like-numbered figures with a suffix of A. Figures with a suffix of A illustrate top views along line G, G′, or G″ (whichever is present) in like-numbered figures with a suffix of B and, where present, like-numbered figures with a suffix of C. The method is illustrated using embodiments of the IC atFIGS. 4A-4C but may form other suitable embodiments. - As illustrated by the top and
cross-sectional views FIGS. 8A and 8B , asemiconductor device 412 and atrench isolation structure 420 are formed on asemiconductor substrate 402. Thesemiconductor device 412 comprises a pair of source/drain regions 414, agate electrode 416, and agate dielectric layer 418. Thegate electrode 416 and thegate dielectric layer 418 are stacked between the source/drain regions 414. Thetrench isolation structure 420 surrounds thesemiconductor device 412 to electrically isolate thesemiconductor device 412 from other semiconductor devices (not shown). - Also illustrated by the top and
cross-sectional views FIGS. 8A and 8B , aninterconnect structure 404 is partially formed over thesemiconductor device 412 and thesemiconductor substrate 402. Theinterconnect structure 404 comprises a lowerinterconnect dielectric layer 406 a, a plurality oflower wires 408 a, and a plurality oflower vias 410 a. Thelower wires 408 a and thelower vias 410 a are alternatingly stacked in the lowerinterconnect dielectric layer 406 a and define conductive paths leading from thesemiconductor device 412 and other semiconductor devices (not shown) on thesemiconductor substrate 402. - As illustrated by the top and
cross-sectional views FIGS. 9A and 9B , afirst memory film 902 a and asecond memory film 902 b are deposited over the interconnect structure 404 (see, e.g.,FIGS. 8A and 8B ). For ease of illustration, only a top portion of theinterconnect structure 404 corresponding to the lowerinterconnect dielectric layer 406 a is shown. A remainder of theinterconnect structure 404 is as shown inFIGS. 8A and 8B . The first andsecond memory films metal layers 212, corresponding source/drain layers 904, corresponding source/draindielectric layers 118 a, and corresponding arraydielectric layers 216 that are vertically stacked. - The metal layers 212 are each sandwiched between two of the barrier layers 214, and the barrier layers 214 are configured to prevent outward diffusion of material from corresponding metal layers. The source/drain
dielectric layers 118 a are each sandwiched between two of the source/drain layers 904, and the two source/drain layers are each sandwiched between two of the metal layers 212. The arraydielectric layers 216 are a different material than a material of the lowerinterconnect dielectric layer 406 a at a top surface of the lowerinterconnect dielectric layer 406 a. Further, the arraydielectric layers 216 are respectively at a top of the first andsecond memory films - In some embodiments, the source/drain layers 904 are or comprise doped polysilicon and/or some other suitable semiconductor material(s). In some embodiments, the source/drain
dielectric layers 118 a are or comprise silicon oxide and/or some other suitable dielectric(s). In some embodiments, the metal layers 212 are or comprise tungsten and/or some other suitable metal(s). In some embodiments, the barrier layers 214 are or comprise titanium nitride, tungsten nitride, some other suitable barrier material(s) for the metal layers 212, or any combination of the foregoing. In some embodiments, the arraydielectric layers 216 are or comprise silicon nitride and/or some other suitable dielectric(s). - While two memory films are deposited stacked over the
interconnect structure 404, more or less memory films may be deposited in alternative embodiments. For example, thesecond memory film 902 b may be omitted, such that only a single memory film may be deposited. As another example, thesecond memory film 902 b may be repeatedly deposited, such that three or more memory films may be deposited. In alternative embodiments, to form a 3D memory array according toFIG. 3A , the barrier layers 214 and the metal layers 212 may be omitted. In alternative embodiments, to form a 3D memory array according toFIG. 3C , silicide layers may be deposited in place of the barrier layers 214 and the metal layers 212. In alternative embodiments, to form a 3D memory array according toFIG. 3D , silicide layers may be deposited in place of the barrier layers 214, the metal layers 212, and the source/drain layers 904. - As illustrated by the top and
cross-sectional views FIGS. 10A and 10B , the first andsecond memory films trenches 1002. Thetrenches 1002 are laterally elongated in parallel in a direction (e.g., a Y direction) transverse to thecross-sectional view 1000A ofFIG. 10A . In some embodiments, the direction is the direction that columns of the 3D memory array being formed extend and/or thetrenches 1002 have the same or substantially the same dimensions as each other. Further, the patterning divides the source/drain layers 904 into lower source/drain regions 110 l and upper source/drain regions 110 u and divides the metal andbarrier layers metal lines 210. The lower source/drain regions 110 l are at lower sides of corresponding source/drain dielectric layers, and the upper source/drain regions 110 u are at upper sides of corresponding source/drain dielectric layers. The patterning may, for example, be performed by a photolithography/etching process and/or some other suitable patterning process. The photolithography/etching process may, for example, use dry etching and/or some other suitable type of etching. - As illustrated by the top and
cross-sectional views FIGS. 11A and 11B , the source/draindielectric layers 118 a are laterally recessed through thetrenches 1002. The recessing recesses sidewalls of the source/draindielectric layers 118 a, relative to neighboring sidewalls of the lower and upper source/drain regions 110 l, 110 u, to formrecesses 1102 with a lateral depth D2. Note that therecesses 1102 are shown in phantom inFIG. 11A . In some embodiments, the lateral depth D2 is about 10-30 nanometers, about 10-20 nanometers, about 20-30 nanometers, or some other suitable depth. The lateral recessing may, for example, be performed by wet etching and/or some other suitable type of etching. - In alternative embodiments, to form a 3D memory array according to
FIG. 3B , themetal lines 210 are additionally recessed laterally through thetrenches 1002. This additional recessing recesses sidewalls of themetal lines 210, relative to neighboring sidewalls of the lower and upper source/drain regions 110 l, 110 u, to form additional recesses. The additional recesses are then filled in the same manner described hereafter for therecesses 1102. - As illustrated by the top and
cross-sectional views FIGS. 12A and 12B , asemiconductor layer 1202, agate dielectric layer 106, and an internal electrode layer 1204 (collectively the recess layers) are formed filling the trenches 1002 (see, e.g.,FIGS. 11A and 11B ) and the recesses 1102 (see, e.g.,FIGS. 11A and 11B ). Thesemiconductor layer 1202 and thegate dielectric layer 106 are formed lining and partially filling thetrenches 1002 and therecesses 1102. Further, thesemiconductor layer 1202 separates thegate dielectric layer 106 from the first andsecond memory films internal electrode layer 1204 is formed filling a remainder of thetrenches 1002 and therecesses 1102 over thegate dielectric layer 106. - In some embodiments, a thickness Ts of the
semiconductor layer 1202 is about 5-7 nanometers and/or some other suitable value(s). Further, in some embodiments, thesemiconductor layer 1202 is doped or undoped and/or is or comprises polysilicon and/or some other suitable semiconductor material(s). In some embodiments, a thickness Tgd of thegate dielectric layer 106 is about 1-5 nanometers and/or some other suitable value(s). Further, in some embodiments, thegate dielectric layer 106 is or comprises silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide, hafnium oxide, lanthanum oxide, zirconium oxide, some other suitable dielectric(s), or any combination of the foregoing. In some embodiments, theinternal electrode layer 1204 is or comprises titanium nitride, doped polysilicon, tantalum nitride, tungsten, some other suitable conductive material(s), or any combination of the foregoing. - A process for forming the recess layers may, for example, comprise: 1) depositing the
semiconductor layer 1202; 2) depositing thegate dielectric layer 106; 3) depositing theinternal electrode layer 1204; and 4) performing a planarization into the recess layers until thearray dielectric layer 216 of thesecond memory film 902 b is reached. Alternatively, other suitable processes may form the recess layers. The planarization may, for example, be performed by a chemical mechanical polish (CMP) or some other suitable planarization. - As illustrated by the top and
cross-sectional views FIGS. 13A and 13B , thetrenches 1002 are cleared. However, the recesses 1102 (see, e.g.,FIGS. 11A and 11B ) are not cleared or are minimally cleared. By doing so, a plurality ofsemiconductor channels 104 are formed localized to therecesses 1102 from the semiconductor layer 1202 (see, e.g.,FIGS. 12A and 12B ). Further, theinternal electrode layer 1204 and thegate dielectric layer 106 are respectively divided into a plurality of internal electrode segments and a plurality of gate dielectric segments that are localized to therecesses 1102. The clearing may, for example, be performed by dry etching and/or some other suitable type of etching. Alternatively, other suitable processes for clearing thetrenches 1002 may, for example, be performed. In some embodiments, thearray dielectric layer 216 of thesecond memory film 902 b is used as a mask during the etching. - As illustrated by the top and
cross-sectional views FIGS. 14A and 14B , aferroelectric layer 116 and a control electrode layer 1402 (collectively the trench layers) are formed filling thetrenches 1002. Theferroelectric layer 116 is formed lining and partially filling thetrenches 1002, and thecontrol electrode layer 1402 is formed filling a remainder of thetrenches 1002 over theferroelectric layer 116. In some embodiments, thecontrol electrode layer 1402 is or comprises titanium nitride, doped polysilicon, tantalum nitride, tungsten, some other suitable conductive material(s), or any combination of the foregoing. In some embodiments, theferroelectric layer 116 is or comprises doped hafnium oxide (e.g., doped with aluminum, silicon, zirconium, lanthanum, strontium, or the like) and/or some other suitable ferroelectric material(s). - A process for forming the trench layers may, for example, comprise: 1) depositing the
ferroelectric layer 116; 2) depositing thecontrol electrode layer 1402 over theferroelectric layer 116; and 3) performing a planarization into thecontrol electrode layer 1402 until theferroelectric layer 116 is reached. Alternatively, other suitable processes may form the trench layers. The planarization may, for example, be performed by a CMP or some other suitable planarization. - As illustrated by the top and
cross-sectional views FIGS. 15A and 15B , a first inter-gatedielectric layer 118 b is formed extending through thecontrol electrode layer 1402 and dividing thecontrol electrode layer 1402 into a plurality ofcontrol gate electrodes 114. The first inter-gatedielectric layer 118 b may, for example, be or comprise silicon oxide and/or some other suitable dielectric(s). Thecontrol gate electrodes 114 are arranged in a plurality of rows and a plurality of columns, such that a control gate electrode occurs every other column along each row and such that a control gate electrode occurs every other row along each column. Further, thecontrol gate electrodes 114 are staggered along neighboring columns and neighboring rows, such that a pitch Py of thecontrol gate electrodes 114 in the Y direction spans a row and a pitch Px of thecontrol gate electrodes 114 in the X direction spans a column. In some embodiments, thecontrol gate electrodes 114 have individual widths Wcg that are less than about half the Y-direction pitch Py. - A process for forming the first inter-gate
dielectric layer 118 b may, for example, comprise: 1) patterning thecontrol electrode layer 1402 to form openings dividing thecontrol electrode layer 1402 into thecontrol gate electrodes 114; 2) depositing a dielectric layer filling the openings; and 3) performing a planarization into the dielectric layer until theferroelectric layer 116 is exposed. In alternative embodiments, the first inter-gatedielectric layer 118 b is formed by some other suitable process. The patterning may, for example, be performed by a photolithography/etching process and/or some other suitable patterning process. The photolithography/etching process may, for example, use theferroelectric layer 116 as an etch stop and/or may, for example, use dry etching and/or some other suitable type of etching. - As illustrated by the top and
cross-sectional views 1600A-1600C ofFIGS. 16A-16C , a second inter-gatedielectric layer 118 c is formed extending through theinternal electrode layer 1204, theferroelectric layer 116, and the first inter-gatedielectric layer 118 b. The second inter-gatedielectric layer 118 c has a plurality ofdielectric segments 1602 dividing theinternal electrode layer 1204 into a plurality ofinternal gate electrodes 108. Thedielectric segments 1602 are arranged so as to alternate with thecontrol gate electrodes 114 along each row and along each column. In some embodiments, thedielectric segments 1602 have individual widths Wd that are less than about half the Y-direction pitch Py and/or separate internal gate electrodes neighboring in a column by a distance D1 less than about half the Y-direction pitch Py. The second inter-gatedielectric layer 118 c and hence thedielectric segments 1602 may, for example, be or comprise silicon oxide and/or some other suitable dielectric(s). - A process for forming the second inter-gate
dielectric layer 118 c may, for example, comprise: 1) patterning theinternal electrode layer 1204, theferroelectric layer 116, and the first inter-gatedielectric layer 118 b to form openings dividing theinternal electrode layer 1204 into theinternal gate electrodes 108; 2) depositing a dielectric layer filling the openings; and 3) performing a planarization into the dielectric layer until theferroelectric layer 116 is exposed. In alternative embodiments, the second inter-gatedielectric layer 118 c is formed by some other suitable process. The patterning may, for example, be performed by a photolithography/etching process and/or some other suitable patterning process. The photolithography/etching process may, for example, use the lowerinterconnect dielectric layer 406 a as an etch stop and/or may, for example, use dry etching and/or some other suitable type of etching. - Forming the second inter-gate
dielectric layer 118 c and dividing theinternal electrode layer 1204 into the plurality ofinternal gate electrodes 108 completes afirst memory array 204 a and asecond memory array 204 b. The first andsecond memory arrays interconnect dielectric layer 406 a and are made up of plurality ofMFMIS memory cells 102. Each of theMFMIS memory cells 102 has an individual one of theinternal gate electrodes 108 and further has a localized portion of theferroelectric layer 116. The localized portion of theferroelectric layer 116 has a polarity representing a bit of data. - During program and erase operations for any one of the
MFMIS memory cells 102, the MFMIS memory cell may be modeled as a MIS parallel-plate capacitor (MIS capacitor for short) and a ferroelectric parallel-plate capacitor (ferroelectric capacitor for short) that are electrically coupled in series. Theinternal gate electrode 108 of the MFMIS memory cell and thesemiconductor channel 104 of the MFMIS memory cell define parallel plates of the MIS capacitor, and thegate dielectric layer 106 defines an insulator of the MIS capacitor. The internal andcontrol gate electrodes ferroelectric layer 116 defines an insulator of the ferroelectric capacitor. In both the MIS capacitor and the ferroelectric capacitor, the parallel plates are parallel to thecross-sectional view 1600C ofFIG. 16C . - A capacitor area of a parallel plate capacitor corresponds to the overlap between opposing surfaces respectively of the parallel plates when the opposing surfaces are projected onto a two-dimensional (2D) plane that is parallel to the opposing surfaces. Because of the
internal gate electrodes 108, the ferroelectric capacitors of theMFMIS memory cells 102 may have different capacitor areas than the MIS capacitors of theMFMIS memory cells 102. If theinternal gate electrodes 108 were omitted, the ferroelectric capacitors and the MIS capacitors would share the same parallel plates and would therefore share the same capacitor areas. Further, as seen above, the acts atFIGS. 15A, 15B, and 16A-16C allow the individual widths Wcg of thecontrol gate electrodes 114 and the individual widths Wig of theinternal gate electrodes 108 to be independently defined. For example, the acts atFIGS. 15A and 15B may be employed to define the individual widths Wcg of thecontrol gate electrodes 114, whereas the acts atFIGS. 16A-16C may be employed to define the individual widths Wig of theinternal gate electrodes 108. Accordingly, the capacitor areas of the ferroelectric and MIS capacitors may be independently tuned via the individual widths Wig, Wcg of the internal andcontrol gate electrodes - Because the ferroelectric and MIS capacitors for any one of the
MFMIS memory cells 102 are electrically coupled in series during program and erase operations, an electric field ratio for the ferroelectric and MIS capacitors is equal to the inverse of the dielectric constant ratio times the inverse of the capacitor area ratio. Accordingly, the electric field ratio may be tuned by the dielectric constant ratio and/or the capacitor area ratio. A dielectric constant is a material dependent parameter, such that material constraints may limit tuning of the electric field ratio based on dielectric constants. However, the individual widths Wig, Wcg of the internal andcontrol gate electrodes MFMIS memory cells 102. Hence, the electric field ratio may be tuned based on capacitor areas during the method for forming theMFMIS memory cells 102. - Because the electric field ratio may be tuned, the
ferroelectric layer 116 may have a high electric field during program and erase operations while thegate dielectric layer 106 may have a low electric field during program and erase operations. Because theferroelectric layer 116 may have a high electric field, polarization of theferroelectric layer 116 may strongly switch during program and erase operations. As a result, the difference between readout currents while theferroelectric layer 116 is respectively at programmed and erased states may be large (e.g., the memory window may be large). Further, because theferroelectric layer 116 may have a high electric field, program and erase voltages may be low and hence power consumption may be low. Because thegate dielectric layer 106 may have a low electric field, stress on thegate dielectric layer 106 may be low. This, in turn, may improve the reliability of thegate dielectric layer 106 and the TDDB of thegate dielectric layer 106. Accordingly, the endurance of theMFMIS memory cells 102 and the retention of theMFMIS memory cells 102 may be enhanced. - As illustrated by the top and
cross-sectional views FIGS. 17A and 17B , theinterconnect structure 404 is completed. An upperinterconnect dielectric layer 406 b is formed over the first andsecond memory arrays upper wires 408 b and a plurality ofupper vias 410 b are formed stacked in the upperinterconnect dielectric layer 406 b. At least some of theupper wires 408 b define top word lines TWL, and at least some of theupper vias 410 b define top electrode vias TEV. The top word lines TWL extend correspondingly along rows of thecontrol gate electrodes 114, and the top electrode vias TEV extend respectively from the top word lines TWL respectively to thecontrol gate electrodes 114. - While
FIGS. 8A and 8B throughFIGS. 15A and 15B ,FIGS. 16A-16C , andFIGS. 17A and 17B are described with reference to various embodiments of a method, it will be appreciated that the structures shown inFIGS. 8A and 8B throughFIGS. 15A and 15B ,FIGS. 16A-16C , andFIGS. 17A and 17B are not limited to the method but rather may stand alone separate of the method. WhileFIGS. 8A and 8B throughFIGS. 15A and 15B ,FIGS. 16A-16C , andFIGS. 17A and 17B are described as a series of acts, it will be appreciated that the order of the acts may be altered in other embodiments. WhileFIGS. 8A and 8B throughFIGS. 15A and 15B ,FIGS. 16A-16C , andFIGS. 17A and 17B illustrate and describe as a specific set of acts, some acts that are illustrated and/or described may be omitted in other embodiments. Further, acts that are not illustrated and/or described may be included in other embodiments. - With reference to
FIG. 18 , a block diagram 1800 of some embodiments of the method ofFIGS. 8A and 8B throughFIGS. 15A and 15B ,FIGS. 16A-16C , andFIGS. 17A and 17B is provided. - At 1802, an interconnect structure is partially formed over a semiconductor device and a semiconductor substrate. See, for example,
FIGS. 8A and 8B . - At 1804, a memory film is deposited over the interconnect structure, wherein the memory film comprises a pair of source/drain layers and a source/drain dielectric layer between the source/drain layers. See, for example,
FIGS. 9A and 9B . - At 1806, the memory film is patterned to form a plurality of trenches extending laterally in parallel in a first direction. See, for example,
FIGS. 10A and 10B . - At 1808, sidewalls of the source/drain dielectric layer are laterally recessed in the trenches in a second direction transverse to the first direction to form recesses. See, for example,
FIGS. 11A and 11B . - At 1810, a semiconductor layer and a gate dielectric layer are deposited lining and partially filling the trenches and the recesses. See, for example,
FIGS. 12A and 12B . - At 1812, an internal electrode layer is deposited filling a remainder of the trenches and the recesses. See, for example,
FIGS. 12A and 12B . - At 1814, the semiconductor layer, the gate dielectric layer, and the internal electrode layer are patterned to clear the trenches while the semiconductor layer, the gate dielectric layer, and the internal electrode layer persist in the recesses. See, for example,
FIGS. 13A and 13B . - At 1816, a ferroelectric layer is deposited lining and partially filling the trenches. See, for example,
FIGS. 14A and 14B . - At 1818, a control electrode layer is deposited filling a remainder of the trenches. See, for example,
FIGS. 14A and 14B . - At 1820, the control electrode layer is patterned to divide the control electrode layer into a plurality of control gate electrodes in a plurality of rows and a plurality of columns. See, for example,
FIGS. 15A and 15B . - At 1822, the internal electrode layer is patterned to divide the internal electrode layer into a plurality of internal gate electrodes localized to the recesses. See, for example,
FIGS. 16A-16C . - At 1824, the interconnect structure is completed over the memory film and the control gate electrodes. See, for example,
FIGS. 17A and 17B . - While the block diagram 1800 of
FIG. 18 is illustrated and described herein as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events is not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. Further, not all illustrated acts may be required to implement one or more aspects or embodiments of the description herein, and one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases. - With reference to
FIGS. 19A and 19B throughFIGS. 24A and 24B ,FIGS. 25A-25C , andFIGS. 26A and 26B , a series of views of some embodiments of a method for forming an IC comprising a 3D memory array of MFMIS memory cells is provided in which word lines are respectively at a bottom and a top of the 3D memory array. Figures labeled with a suffix of B illustrate cross-sectional views along line A′″ in like-numbered figures with a suffix of A. Where present, figures labeled with a suffix of C illustrate cross-sectional views along line B′″ in like-numbered figures with a suffix of A. Figures with a suffix of A illustrate top views along line H, H′, H″ (whichever is present) in like-numbered figures with a suffix of B and, where present, like-numbered figures with a suffix of C. The method is illustrated using embodiments of the IC atFIGS. 7A and 7B but may form other suitable embodiments. - As illustrated by the top and
cross-sectional views FIGS. 19A and 19B , asemiconductor device 412 and atrench isolation structure 420 are formed on asemiconductor substrate 402 as illustrated and described atFIGS. 8A and 8B . - Also illustrated by the top and
cross-sectional views FIGS. 19A and 19B , aninterconnect structure 404 is partially formed over thesemiconductor device 412 and thesemiconductor substrate 402. Theinterconnect structure 404 comprises a lowerinterconnect dielectric layer 406 a, acap dielectric layer 702, a plurality oflower wires 408 a, and a plurality oflower vias 410 a. Thelower wires 408 a and thelower vias 410 a are alternatingly stacked in the lowerinterconnect dielectric layer 406 a and define conductive paths leading from thesemiconductor device 412 and other semiconductor devices (not shown) on thesemiconductor substrate 402. Further, thelower wires 408 a define bottom word lines BWL at a top of theinterconnect structure 404, and thelower vias 410 a define bottom electrode vias BEV respectively overlying the bottom word lines BWL. Thecap dielectric layer 702 covers the lowerinterconnect dielectric layer 406 a and the bottom electrode vias BEV. - As illustrated by the top and
cross-sectional views FIGS. 20A and 20B , the acts atFIGS. 9A and 9B throughFIGS. 13A and 13B are performed. Note that for ease of illustration, only a top portion of theinterconnect structure 404 is shown. A remainder of theinterconnect structure 404 is as shown inFIGS. 19A and 19B . - According to the acts at
FIGS. 9A and 9B throughFIGS. 13A and 13B , afirst memory film 902 a and asecond memory film 902 b are deposited over theinterconnect structure 404 as illustrated and described atFIGS. 9A and 9B . The first andsecond memory films trenches 1002 as illustrated and described atFIGS. 10A and 10B . The source/draindielectric layers 118 a are laterally recessed through thetrenches 1002 to formrecesses 1102 as illustrated and described atFIGS. 11A and 11B . Asemiconductor layer 1202, agate dielectric layer 106, and aninternal electrode layer 1204 are formed filling the trenches 1002 (see, e.g.,FIGS. 11A and 11B ) and the recesses 1102 (see, e.g.,FIGS. 11A and 11B ) as illustrated and described atFIGS. 12A and 12B . Thetrenches 1002 are cleared as described atFIGS. 13A and 13B . - As illustrated by the top and
cross-sectional views FIGS. 21A and 21B , aferroelectric layer 116 is deposited lining and partially filling thetrenches 1002. Further, aspacer layer 2102 is deposited lining and partially filling thetrenches 1002 over theferroelectric layer 116. Thespacer layer 2102 may, for example, be or comprise silicon nitride and/or some other suitable dielectric(s). - As illustrated by the top and
cross-sectional views FIGS. 22A and 22B , an etching process is performed into thespacer layer 2102, theferroelectric layer 116, and thecap dielectric layer 702 to extend thetrenches 1002 to the bottom electrode vias BEV. Initially, thespacer layer 2102 is etched back andspacers 704 are formed from thespacer layer 2102 on sidewalls of thetrenches 1002. Thereafter, thespacers 704 and thearray dielectric layer 216 of thesecond memory film 902 b serve as a mask while etching through thecap dielectric layer 702 and theferroelectric layer 116. These two steps of the etching process may, for example, be performed by the same etch or by different etches. - In alternative embodiments, instead of forming the
spacer layer 2102 atFIGS. 21A and 21B and subsequently performing the etching process atFIGS. 22A and 22B , a photolithography/etching process may be performed to form openings at bottoms of thetrenches 1002 that extend respectively to the bottom electrode vias BEV. The method may then proceed as described hereafter. These alternative embodiments may, for example, be employed to form the IC according to the embodiments ofFIGS. 6A and 6B . - As illustrated by the top and
cross-sectional views FIGS. 23A and 23B , acontrol electrode layer 1402 is formed filling thetrenches 1102 as illustrated and described atFIGS. 14A and 14B . - As illustrated by the top and
cross-sectional views FIGS. 24A and 24B , a first inter-gatedielectric layer 118 b is formed extending through thecontrol electrode layer 1402 and dividing thecontrol electrode layer 1402 into a plurality ofcontrol gate electrodes 114 as illustrated and described atFIGS. 15A and 15B . - As illustrated by the top and
cross-sectional views 2500A-2500C ofFIGS. 25A-25C , a second inter-gatedielectric layer 118 c is formed extending through theinternal electrode layer 1204, theferroelectric layer 116, thespacers 704, and the first inter-gatedielectric layer 118 b as illustrated and described atFIGS. 16A and 16B . The second inter-gatedielectric layer 118 c divides theinternal electrode layer 1204 into a plurality ofinternal gate electrodes 108. - Forming the second inter-gate
dielectric layer 118 c and dividing theinternal electrode layer 1204 into the plurality ofinternal gate electrodes 108 completes afirst memory array 204 a and asecond memory array 204 b. The first andsecond memory arrays interconnect dielectric layer 406 a and are made up of plurality ofMFMIS memory cells 102. Each of theMFMIS memory cells 102 has an individual one of theinternal gate electrodes 108 and further has a localized portion of theferroelectric layer 116. The localized portion of theferroelectric layer 116 has a polarity representing a bit of data. - As illustrated by the top and
cross-sectional views FIGS. 26A and 26B , theinterconnect structure 404 is completed as illustrated and described atFIGS. 17A and 17B . In contrast withFIGS. 17A and 17B , top word lines TWL and top electrode vias TEV are formed at even numbered rows or odd numbered rows, but not both. - While
FIGS. 19A and 19B throughFIGS. 24A and 24B ,FIGS. 25A-25C , andFIGS. 26A and 26B are described with reference to various embodiments of a method, it will be appreciated that the structures shown inFIGS. 19A and 19B throughFIGS. 24A and 24B ,FIGS. 25A-25C , andFIGS. 26A and 26B are not limited to the method but rather may stand alone separate of the method. WhileFIGS. 19A and 19B throughFIGS. 24A and 24B ,FIGS. 25A-25C , andFIGS. 26A and 26B are described as a series of acts, it will be appreciated that the order of the acts may be altered in other embodiments. WhileFIGS. 19A and 19B throughFIGS. 24A and 24B ,FIGS. 25A-25C , andFIGS. 26A and 26B illustrate and describe as a specific set of acts, some acts that are illustrated and/or described may be omitted in other embodiments. Further, acts that are not illustrated and/or described may be included in other embodiments. - With reference to
FIG. 27 , a block diagram 2700 of some embodiments of the method ofFIGS. 19A and 19B throughFIGS. 24A and 24B ,FIGS. 25A-25C , andFIGS. 26A and 26B is provided. - At 2702, an interconnect structure is partially formed over a semiconductor device and a semiconductor substrate, wherein the interconnect structure comprises bottom electrode wires and bottom electrode vias respectively overlying the bottom electrode wires at a top of the interconnect structure. See, for example,
FIGS. 19A and 19B . - At 2704, a memory film is deposited over the interconnect structure, wherein the memory film comprises a pair of source/drain layers and a source/drain dielectric layer between the source/drain layers. See, for example,
FIGS. 20A and 20B . - At 2706, the memory film is patterned to form a plurality of trenches extending laterally in parallel in a first direction. See, for example,
FIGS. 20A and 20B . - At 2708, sidewalls of the source/drain dielectric layer are laterally recessed in the trenches in a second direction transverse to the first direction to form recesses. See, for example,
FIGS. 20A and 20B . - At 2710, a semiconductor layer, a gate dielectric layer, and an internal electrode layer are deposited filling the trenches and the recesses. See, for example,
FIGS. 20A and 20B . - At 2712, the semiconductor layer, the gate dielectric layer, and the internal electrode layer are patterned to clear the trenches while the semiconductor layer, the gate dielectric layer, and the internal electrode persist in the recesses. See, for example,
FIGS. 20A and 20B . - At 2714, a ferroelectric layer and a spacer layer are deposited lining and partially filling the trenches. See, for example,
FIGS. 21A and 21B . - At 2716, an etch is performed to etch back the spacer layer and to extend the trenches to the bottom electrode vias. See, for example,
FIGS. 22A and 22B . - At 2718, a control electrode layer is deposited filling the trenches. See, for example,
FIGS. 23A and 23B . - At 2720, the control electrode layer is patterned to divide the control electrode layer into a plurality of control gate electrodes in a plurality of rows and a plurality of columns. See, for example,
FIGS. 24A and 24B . - At 2722, the internal electrode layer is patterned to divide the internal electrode layer into a plurality of internal gate electrodes localized to the recesses. See, for example,
FIGS. 25A-25C . - At 2724, the interconnect structure is completed over the memory film and the control gate electrodes. See, for example,
FIGS. 26A and 26B . - While the block diagram 2700 of
FIG. 27 is illustrated and described herein as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events is not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. Further, not all illustrated acts may be required to implement one or more aspects or embodiments of the description herein, and one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases. - In some embodiments, the present disclosure provides a memory device including: a first source/drain region and a second source/drain region overlying the first source/drain region; an internal gate electrode and a semiconductor channel that overlie the first source/drain region and that underlie the second source/drain region, wherein the semiconductor channel extends from the first source/drain region to the second source/drain region; a gate dielectric layer between and bordering the internal gate electrode and the semiconductor channel; a control gate electrode on an opposite side of the internal gate electrode as the semiconductor channel and uncovered by the second source/drain region; and a ferroelectric layer between and bordering the control and internal gate electrodes. In some embodiments, the control gate electrode has a first sidewall facing the internal gate electrode, wherein internal gate electrode has a second sidewall facing the control gate electrode, and wherein the first and second sidewalls have different widths. In some embodiments, the first sidewall has a width less than that of the second sidewall. In some embodiments, a height of the control gate electrode is greater than a vertical separation between a top surface of the second source/drain region and a bottom surface of the first source/drain region. In some embodiments, the gate dielectric layer wraps around a corner of the internal gate electrode from a sidewall of the internal gate electrode to a top surface of the internal gate electrode. In some embodiments, the semiconductor channel has a C-shaped profile wrapping around a side of the internal gate electrode. In some embodiments, the memory device further includes: a second internal gate electrode on an opposite side of the control gate electrode as the ferroelectric layer; and a second ferroelectric layer between and bordering the second internal gate electrode and the control gate electrode.
- In some embodiments, the present disclosure provides another memory device including: a first source/drain region and a second source/drain region overlying the first source/drain region; a first gate electrode and a semiconductor layer vertically between the first and second source/drain regions, wherein the first gate electrode is electrically floating; a gate dielectric layer laterally between and bordering the first gate electrode and the semiconductor layer, wherein the first gate electrode, the semiconductor and gate dielectric layers, and the first and second source/drain regions define a common sidewall; a ferroelectric layer lining the common sidewall; and a second gate electrode bordering the ferroelectric layer on an opposite side of the ferroelectric layer as the common sidewall. In some embodiments, the first and second gate electrodes and the semiconductor layer are laterally spaced in a first direction, wherein the first and second gate electrodes have different widths in a second direction orthogonal to the first direction. In some embodiments, the first and second gate electrodes respectively have a first sidewall and a second sidewall that are facing, wherein the second sidewall has a surface area from the first source/drain region to the second source/drain region that is less than a surface area of the first sidewall. In some embodiments, the common sidewall is defined in part by individual sidewalls of the first and second source/drain regions and an individual sidewall of the first gate electrode, wherein the ferroelectric layer is on the individual sidewalls of the first and second source/drain regions and the individual sidewall of the first gate electrode. In some embodiments, the second source/drain region completely covers the first gate electrode and the semiconductor layer. In some embodiments, the memory device further includes: a first memory cell defined by the first and second source/drain regions, the first and second gate electrodes, and the semiconductor layer; and a second memory cell overlying the first memory cell and sharing the second gate electrode with the first memory cell.
- In some embodiments, the present disclosure provides a memory including: depositing a memory film over a substrate, wherein the memory film includes a pair of source/drain layers and a source/drain dielectric layer between the source/drain layers; perform a first etch into the memory film to form a trench through memory film; recessing a sidewall of the source/drain dielectric layer relative to sidewalls of the source/drain layers through the trench to form a recess; depositing a semiconductor layer lining the recess and the trench; depositing a first electrode layer filling the recess and the trench over the semiconductor layer; performing a second etch into the semiconductor layer and the first electrode layer to clear the semiconductor layer and the first electrode layer from the trench; depositing a ferroelectric layer lining the trench and further lining the first electrode layer and the semiconductor layer at the recess; and depositing a second electrode layer filling the trench over the ferroelectric layer. In some embodiments, the method further includes: performing a third etch into the second electrode layer to form a control gate electrode bordering the first electrode layer; and performing a fourth etch into the first electrode layer to form a floating gate electrode localized to the recess. In some embodiments, the third etch forms the control gate electrode having a sidewall facing the recess with a first width, wherein the fourth etch forms the floating gate electrode having a sidewall facing the control gate electrode with a second width greater than the first width. In some embodiments, the method further includes depositing a high k gate dielectric layer lining the recess and the trench between the depositing of the semiconductor layer and the depositing of the first electrode layer. In some embodiments, the semiconductor layer is deposited on the sidewall of the source/drain dielectric layer and the sidewalls of the source/drain layers and is subsequently cleared from the sidewalls of the source/drain layers by the second etch, wherein the ferroelectric layer is deposited on the sidewall of the source/drain dielectric layer and the sidewalls of the source/drain layers. In some embodiments, the memory film includes a pair of second source/drain layers overlying the pair of source/drain layers and further includes a second source/drain dielectric layer between the second source/drain layers, wherein the recessing recesses a sidewall of the second source/drain dielectric layer relative to sidewalls of the second source/drain layers through the trench to form a second recess. In some embodiments, the recessing recesses a second sidewall of the source/drain dielectric layer relative to second sidewalls of the source/drain layers through the trench to form a second recess, wherein the second recess is on an opposite side of the trench as the recess.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (21)
1. A memory device comprising:
a first source/drain region and a second source/drain region overlying the first source/drain region;
an internal gate electrode and a semiconductor channel that overlie the first source/drain region and that underlie the second source/drain region, wherein the semiconductor channel extends from the first source/drain region to the second source/drain region;
a gate dielectric layer between and bordering the internal gate electrode and the semiconductor channel;
a control gate electrode on an opposite side of the internal gate electrode as the semiconductor channel and uncovered by the second source/drain region; and
a ferroelectric layer between and bordering the control and internal gate electrodes.
2. The memory device according to claim 1 , wherein the control gate electrode has a first sidewall facing the internal gate electrode, wherein the internal gate electrode has a second sidewall facing the control gate electrode, and wherein the first and second sidewalls have different widths.
3. The memory device according to claim 2 , wherein the first sidewall has a width less than that of the second sidewall.
4. The memory device according to claim 1 , wherein a height of the control gate electrode is greater than a vertical separation between the second source/drain region and the first source/drain region.
5. The memory device according to claim 1 , wherein the gate dielectric layer wraps around a corner of the internal gate electrode from a sidewall of the internal gate electrode to a top surface of the internal gate electrode.
6. The memory device according to claim 1 , wherein the semiconductor channel has a C-shaped profile wrapping around a side of the internal gate electrode.
7. The memory device according to claim 1 , further comprising:
a second internal gate electrode on an opposite side of the control gate electrode as the ferroelectric layer; and
a second ferroelectric layer between and bordering the second internal gate electrode and the control gate electrode.
8. A memory device comprising:
a first source/drain region and a second source/drain region overlying the first source/drain region;
a first gate electrode and a semiconductor layer vertically between the first and second source/drain regions, wherein the first gate electrode is electrically floating;
a gate dielectric layer laterally between and bordering the first gate electrode and the semiconductor layer, wherein the first gate electrode, the semiconductor and gate dielectric layers, and the first and second source/drain regions define a common sidewall;
a ferroelectric layer lining the common sidewall; and
a second gate electrode bordering the ferroelectric layer on an opposite side of the ferroelectric layer as the common sidewall.
9. The memory device according to claim 8 , wherein the first and second gate electrodes and the semiconductor layer are laterally spaced in a first direction, and wherein the first and second gate electrodes have different widths in a second direction orthogonal to the first direction.
10. The memory device according to claim 8 , wherein the first and second gate electrodes respectively have a first sidewall and a second sidewall that are facing, and wherein the second sidewall has a surface area from the first source/drain region to the second source/drain region that is less than a surface area of the first sidewall.
11. The memory device according to claim 8 , wherein the common sidewall is defined in part by individual sidewalls of the first and second source/drain regions and an individual sidewall of the first gate electrode, and wherein the ferroelectric layer is on the individual sidewalls of the first and second source/drain regions and the individual sidewall of the first gate electrode.
12. The memory device according to claim 8 , wherein the second source/drain region completely covers the first gate electrode and the semiconductor layer.
13. The memory device according to claim 8 , further comprising:
a first memory cell defined by the first and second source/drain regions, the first and second gate electrodes, and the semiconductor layer; and
a second memory cell overlying the first memory cell and sharing the second gate electrode with the first memory cell.
14-20. (canceled)
21. A memory device comprising:
a first source/drain region and a second source/drain region overlying the first source/drain region;
an internal gate electrode and a semiconductor channel that overlie the first source/drain region and that underlie the second source/drain region;
a gate dielectric layer between and bordering the internal gate electrode and the semiconductor channel;
a control gate electrode on an opposite side of the internal gate electrode as the semiconductor channel; and
a ferroelectric layer between and bordering the control and internal gate electrodes;
wherein the control gate electrode and the internal gate electrode are laterally spaced in a first direction, and wherein a width of the control gate electrode in a second direction transverse to the first direction is less than that of the internal gate electrode.
22. The memory device according to claim 21 , wherein the ferroelectric layer and the control gate electrode have individual heights greater than that of the semiconductor channel.
23. The memory device according to claim 21 , wherein the ferroelectric layer and the control gate electrode extend from a first elevation level with a bottom surface of the first source/drain region to a second elevation level with a top surface of the second source/drain region.
24. The memory device according to claim 21 , further comprising:
a dielectric structure overlying and adjoining the first source/drain region and further underlying and adjoining the second source/drain region, wherein the semiconductor channel is laterally between the dielectric structure and the gate dielectric layer, wherein the gate dielectric layer is laterally between the semiconductor channel and the internal gate electrode, wherein the internal gate electrode is laterally between the gate dielectric layer and the ferroelectric layer, and wherein the ferroelectric layer is laterally between the internal gate electrode and the control gate electrode.
25. The memory device according to claim 21 , wherein the second source/drain region has a width in the second direction that increases away from the ferroelectric layer in the first direction.
26. The memory device according to claim 21 , wherein the control gate electrode has a surface facing the semiconductor channel, wherein a two-dimensional (2D) projection of the control gate electrode onto a plane parallel to the surface has a first area, wherein a 2D projection of the internal gate electrode onto the plane has a second area, wherein a 2D projection of the semiconductor channel onto the plane has a third area, wherein a first overlapping area between the first and second areas is different than a second overlapping area between the second and third areas.
27. The memory device according to claim 21 , wherein a height of the gate dielectric layer is greater than a height of the internal gate electrode, and wherein a height of the semiconductor channel is greater than that of the gate dielectric layer.
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/866,727 US11171157B1 (en) | 2020-05-05 | 2020-05-05 | Method for forming a MFMIS memory device |
DE102020113612.9A DE102020113612A1 (en) | 2020-05-05 | 2020-05-20 | MANUFACTURING METHOD OF A MFMIS STORAGE DEVICE |
KR1020200098463A KR102414883B1 (en) | 2020-05-05 | 2020-08-06 | Method for forming a mfmis memory device |
CN202110033978.8A CN113178455B (en) | 2020-05-05 | 2021-01-12 | Memory device and method for forming the same |
TW110115537A TWI782510B (en) | 2020-05-05 | 2021-04-29 | Memory device and method for forming the same |
US17/518,950 US11925030B2 (en) | 2020-05-05 | 2021-11-04 | Method for forming a MFMIS memory device |
US18/422,245 US20240172449A1 (en) | 2020-05-05 | 2024-01-25 | Method for forming a mfmis memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/866,727 US11171157B1 (en) | 2020-05-05 | 2020-05-05 | Method for forming a MFMIS memory device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/518,950 Division US11925030B2 (en) | 2020-05-05 | 2021-11-04 | Method for forming a MFMIS memory device |
Publications (2)
Publication Number | Publication Date |
---|---|
US11171157B1 US11171157B1 (en) | 2021-11-09 |
US20210351191A1 true US20210351191A1 (en) | 2021-11-11 |
Family
ID=76921716
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/866,727 Active US11171157B1 (en) | 2020-05-05 | 2020-05-05 | Method for forming a MFMIS memory device |
US17/518,950 Active 2040-11-18 US11925030B2 (en) | 2020-05-05 | 2021-11-04 | Method for forming a MFMIS memory device |
US18/422,245 Pending US20240172449A1 (en) | 2020-05-05 | 2024-01-25 | Method for forming a mfmis memory device |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/518,950 Active 2040-11-18 US11925030B2 (en) | 2020-05-05 | 2021-11-04 | Method for forming a MFMIS memory device |
US18/422,245 Pending US20240172449A1 (en) | 2020-05-05 | 2024-01-25 | Method for forming a mfmis memory device |
Country Status (4)
Country | Link |
---|---|
US (3) | US11171157B1 (en) |
KR (1) | KR102414883B1 (en) |
DE (1) | DE102020113612A1 (en) |
TW (1) | TWI782510B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2024091179A1 (en) * | 2022-10-28 | 2024-05-02 | National University Of Singapore | A vertical channel-all-around metal-antiferroelectric-metal-insulator-semiconductor field effect transistor |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11120884B2 (en) | 2015-09-30 | 2021-09-14 | Sunrise Memory Corporation | Implementing logic function and generating analog signals using NOR memory strings |
US11282572B2 (en) * | 2020-06-15 | 2022-03-22 | Taiwan Semiconductor Manufacturing Company Limited | Multinary bit cells for memory devices and network applications and method of manufacturing the same |
US11985825B2 (en) | 2020-06-25 | 2024-05-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | 3D memory array contact structures |
KR20220085646A (en) * | 2020-12-15 | 2022-06-22 | 에스케이하이닉스 주식회사 | Semiconductor Device having ferroelectric layer |
US11716856B2 (en) * | 2021-03-05 | 2023-08-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Three-dimensional memory device and method |
TW202310429A (en) | 2021-07-16 | 2023-03-01 | 美商日升存儲公司 | 3-dimensional memory string array of thin-film ferroelectric transistors |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170373086A1 (en) * | 2016-06-23 | 2017-12-28 | Sandisk Technologies Llc | Amorphous Silicon Layer In Memory Device Which Reduces Neighboring Word Line Interference |
US20190198673A1 (en) * | 2017-12-27 | 2019-06-27 | Micron Technology, Inc. | Programmable Charge Storage Transistor, An Array Of Elevationally Extending Strings Of Memory Cells, And A Method Of Forming An Array Of Elevationally Extending Strings Of Memory Cells |
US20200105773A1 (en) * | 2018-09-28 | 2020-04-02 | Intel Corporation | Three-Dimensional Ferroelectric NOR-Type Memory |
US20200194431A1 (en) * | 2018-12-18 | 2020-06-18 | Micron Technology, Inc. | Thin film transistors and related fabrication techniques |
US20200212068A1 (en) * | 2018-12-27 | 2020-07-02 | SK Hynix Inc. | Vertical memory device and method of fabricating the same |
US10825831B1 (en) * | 2019-06-28 | 2020-11-03 | Intel Corporation | Non-volatile memory with storage nodes having a radius of curvature |
US20210126013A1 (en) * | 2019-10-23 | 2021-04-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | 3d ferroelectric memory |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10212962B4 (en) * | 2002-03-22 | 2007-11-29 | Qimonda Ag | Semiconductor memory cell with access transistor based on an organic semiconductor material and semiconductor memory device |
US9281044B2 (en) * | 2013-05-17 | 2016-03-08 | Micron Technology, Inc. | Apparatuses having a ferroelectric field-effect transistor memory array and related method |
US20160118404A1 (en) | 2014-10-09 | 2016-04-28 | Haibing Peng | Three-dimensional non-volatile ferroelectric random access memory |
US10056400B2 (en) | 2015-09-08 | 2018-08-21 | Toshiba Memory Corporation | Stacked semiconductor device |
CN105304638A (en) * | 2015-11-16 | 2016-02-03 | 上海新储集成电路有限公司 | Three-dimensional phase change memory structure and manufacturing structure |
TWI582964B (en) * | 2015-12-30 | 2017-05-11 | 旺宏電子股份有限公司 | A memory device and method for fabricating the same |
US10056463B2 (en) * | 2016-06-30 | 2018-08-21 | United Microelectronics Corp. | Transistor and manufacturing method thereof |
JP6758124B2 (en) * | 2016-08-29 | 2020-09-23 | 富士通セミコンダクターメモリソリューション株式会社 | Manufacturing method of 3D stacked chain type memory device |
KR101872122B1 (en) * | 2016-11-25 | 2018-06-27 | 연세대학교 산학협력단 | 3 dimensional ferroelectric memory device and method of fabricating the same |
KR20180106661A (en) * | 2017-03-21 | 2018-10-01 | 에스케이하이닉스 주식회사 | Ferroelectric memory device and method of fabricating the same |
US11107919B2 (en) * | 2017-08-31 | 2021-08-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of manufacturing semiconductor device including ferroelectric layer having columnar-shaped crystals |
US10374041B2 (en) * | 2017-12-21 | 2019-08-06 | International Business Machines Corporation | Field effect transistor with controllable resistance |
US10950663B2 (en) * | 2018-04-24 | 2021-03-16 | Micron Technology, Inc. | Cross-point memory array and related fabrication techniques |
US11114564B2 (en) * | 2018-08-21 | 2021-09-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Ferroelectric MFM inductor and related circuits |
US10903332B2 (en) * | 2018-08-22 | 2021-01-26 | International Business Machines Corporation | Fully depleted SOI transistor with a buried ferroelectric layer in back-gate |
US11114534B2 (en) * | 2019-12-27 | 2021-09-07 | Sandisk Technologies Llc | Three-dimensional nor array including vertical word lines and discrete channels and methods of making the same |
-
2020
- 2020-05-05 US US16/866,727 patent/US11171157B1/en active Active
- 2020-05-20 DE DE102020113612.9A patent/DE102020113612A1/en active Pending
- 2020-08-06 KR KR1020200098463A patent/KR102414883B1/en active IP Right Grant
-
2021
- 2021-04-29 TW TW110115537A patent/TWI782510B/en active
- 2021-11-04 US US17/518,950 patent/US11925030B2/en active Active
-
2024
- 2024-01-25 US US18/422,245 patent/US20240172449A1/en active Pending
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170373086A1 (en) * | 2016-06-23 | 2017-12-28 | Sandisk Technologies Llc | Amorphous Silicon Layer In Memory Device Which Reduces Neighboring Word Line Interference |
US20190198673A1 (en) * | 2017-12-27 | 2019-06-27 | Micron Technology, Inc. | Programmable Charge Storage Transistor, An Array Of Elevationally Extending Strings Of Memory Cells, And A Method Of Forming An Array Of Elevationally Extending Strings Of Memory Cells |
US20200105773A1 (en) * | 2018-09-28 | 2020-04-02 | Intel Corporation | Three-Dimensional Ferroelectric NOR-Type Memory |
US20200194431A1 (en) * | 2018-12-18 | 2020-06-18 | Micron Technology, Inc. | Thin film transistors and related fabrication techniques |
US20200212068A1 (en) * | 2018-12-27 | 2020-07-02 | SK Hynix Inc. | Vertical memory device and method of fabricating the same |
US10825831B1 (en) * | 2019-06-28 | 2020-11-03 | Intel Corporation | Non-volatile memory with storage nodes having a radius of curvature |
US20210126013A1 (en) * | 2019-10-23 | 2021-04-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | 3d ferroelectric memory |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2024091179A1 (en) * | 2022-10-28 | 2024-05-02 | National University Of Singapore | A vertical channel-all-around metal-antiferroelectric-metal-insulator-semiconductor field effect transistor |
Also Published As
Publication number | Publication date |
---|---|
US11171157B1 (en) | 2021-11-09 |
TWI782510B (en) | 2022-11-01 |
KR20210135915A (en) | 2021-11-16 |
US11925030B2 (en) | 2024-03-05 |
US20240172449A1 (en) | 2024-05-23 |
TW202209645A (en) | 2022-03-01 |
KR102414883B1 (en) | 2022-07-01 |
CN113178455A (en) | 2021-07-27 |
DE102020113612A1 (en) | 2021-11-11 |
US20220059549A1 (en) | 2022-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11171157B1 (en) | Method for forming a MFMIS memory device | |
US11411025B2 (en) | 3D ferroelectric memory | |
US11011530B2 (en) | Memory cell, nonvolatile semiconductor storage device, and method for manufacturing nonvolatile semiconductor storage device | |
US20100013005A1 (en) | Integrated circuit including a vertical transistor and method | |
US11672126B2 (en) | Three-dimensional memory device and manufacturing method thereof | |
US11950428B2 (en) | Three-dimensional memory device and manufacturing method thereof | |
CN112133751B (en) | Semiconductor device with a semiconductor layer having a plurality of semiconductor layers | |
US11641732B2 (en) | Self-aligned etch back for vertical three dimensional (3D) memory | |
US20240155845A1 (en) | Three-dimensional ferroelectric random access memory devices and methods of forming | |
US8878253B2 (en) | Semiconductor devices | |
US11770935B2 (en) | 3D ferroelectric memory | |
CN113178455B (en) | Memory device and method for forming the same | |
TW202145513A (en) | Memory device | |
US20240130114A1 (en) | Semiconductor device and method for fabricating the same | |
KR20230124328A (en) | Semiconductor device and method for fabricating the same | |
CN117956797A (en) | Semiconductor memory device having a memory cell with a memory cell having a memory cell with a memory cell |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |