US20210333674A1 - Display panel, method for manufacturing display panel, and display device - Google Patents
Display panel, method for manufacturing display panel, and display device Download PDFInfo
- Publication number
- US20210333674A1 US20210333674A1 US16/331,151 US201816331151A US2021333674A1 US 20210333674 A1 US20210333674 A1 US 20210333674A1 US 201816331151 A US201816331151 A US 201816331151A US 2021333674 A1 US2021333674 A1 US 2021333674A1
- Authority
- US
- United States
- Prior art keywords
- recess
- photoresist layer
- color photoresist
- substrate
- common electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
- G02F1/136295—Materials; Compositions; Manufacture processes
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136209—Light shielding layers, e.g. black matrix, incorporated in the active matrix substrate, e.g. structurally associated with the switching element
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136222—Colour filters incorporated in the active matrix substrate
Definitions
- the present disclosure relates to the field of display technologies, and in particular, to a display panel, a method for manufacturing the display panel, and a display device.
- liquid crystal displays With the development and advance of science and technologies, contributing to hot spots such as thin profile, power saving, and low radiation, liquid crystal displays currently become mainstream products of displays and are widely applied. Most of liquid crystal displays on the market are backlight-type liquid crystal displays, including liquid crystal panels and backlight modules.
- a working principle of a liquid crystal panel is placing liquid crystal molecules between two parallel glass substrates and applying a drive voltage to the two glass substrates to control rotation directions of the liquid crystal molecules, to refract light of the backlight module to generate a picture.
- a thin film transistor-liquid crystal display has performance such as low power consumption, good picture quality, and a relatively high production yield and therefore has currently gradually been dominant in the field of display.
- the thin film transistor-liquid crystal display includes a liquid crystal panel and a backlight module.
- the liquid crystal panel includes a color filter substrate (CF substrate), a thin film transistor substrate (TFT substrate), and a mask, and transparent electrodes are provided on relative inner sides of the substrates.
- a layer of liquid crystal (LC) molecules is sandwiched between two substrates. Flicker frequently appears in a display panel, resulting in reduction of picture quality of the display panel and influences on the use effect and watching experience. Persons skilled in the art have been researched for a solution to this problem. In this way, a method capable of resolving the problem becomes quite important.
- An objective of the present disclosure is providing a display panel, a method for manufacturing the display panel, and a display device.
- the present disclosure provides a display panel, comprising: a first substrate; a second substrate, the first substrate being arranged opposite to the second substrate; a color photoresist layer, formed on the first substrate; a common electrode, formed on the color photoresist layer; and a data line, formed on the second substrate, wherein the common electrode on the first substrate is provided with a first recess, the first recess being recessed toward the first substrate, and a position of the first recess being corresponding to a position of the data line on the second substrate.
- the present disclosure further provides a method for manufacturing a display panel, comprising steps of:
- the step of forming a color photoresist layer comprises: forming a recess on the color photoresist layer;
- the present disclosure further provides a display device, comprising the display panel.
- the common electrode is provided with a first recess recessed toward a first substrate, a distance between the data line and the common electrode is increased, and a thickness of the color photoresist layer is reduced, to further reduce a parasitic capacitance between the data line and the common electrode.
- a process of charging and discharging a pixel occurrence of a situation in which a signal of the common electrode is unstable caused by a change in a voltage of the data line can be effectively avoided, flicker is effectively avoided, and further the picture quality of a display panel is effectively improved.
- FIG. 1 is a structural schematic diagram of a dual-gate drive according to an embodiment of the present disclosure.
- FIG. 2 is a structural schematic diagram of a pixel according to an embodiment of the present disclosure.
- FIG. 3 is a structural schematic diagram of a circuit arrangement according to an embodiment of the present disclosure.
- FIG. 4 is a structural schematic diagram of a color photoresist layer according to an embodiment of the present disclosure.
- FIG. 5 is a structural schematic diagram of a display panel according to an embodiment of the present disclosure.
- FIG. 6 is a structural schematic diagram of another display panel according to an embodiment of the present disclosure.
- FIG. 7 is a structural schematic diagram of another display panel according to an embodiment of the present disclosure.
- FIG. 8 is a structural schematic diagram of another display panel according to an embodiment of the present disclosure.
- FIG. 9 is an application flowchart of a method for manufacturing a display panel according to an embodiment of the present disclosure.
- FIG. 10 is a schematic diagram of a display device according to an embodiment of the present disclosure.
- orientation or position relationships indicated by the terms such as “center”, “transverse”, “on”, “below”, “left”, “right”, “vertical”, “horizontal”, “top”, “bottom”, “inside”, and “outside” are based on orientation or position relationships shown in the accompanying drawings, and are used only for ease and brevity of illustration and description, rather than indicating or implying that the mentioned apparatus or component must have a particular orientation or must be constructed and operated in a particular orientation. Therefore, such terms should not be construed as limiting of the present disclosure.
- first and second are used only for the purpose of description, and should not be understood as indicating or implying the relative importance or implicitly specifying the number of the indicated technical features. Hence, features defined by “first” or “second” may explicitly indicate or implicitly include one or more of the features.
- a plurality of means two or more than two.
- the terms “include”, “comprise” and any variant thereof are intended to cover non-exclusive inclusion.
- connection may be a fixed connection, a detachable connection, or an integral connection; or the connection may be a mechanical connection or an electrical connection; or the connection may be a direct connection, an indirect connection through an intermediary, or internal communication between two components.
- mount e.g., a fixed connection, a detachable connection, or an integral connection
- connection may be a mechanical connection or an electrical connection
- connection may be a direct connection, an indirect connection through an intermediary, or internal communication between two components.
- a dual-gate drive is a pixel drive design known by the inventor, and has an apparent cost advantage in the structure of a gate driver on array (GOA).
- a quantity of gate lines is doubled, and a quantity of data lines is reduced by half.
- FIG. 1 shows a basic structure of a dual-gate drive.
- FIG. 2 shows a structure of a pixel array side and a color filter (CF) side of the dual-gate drive.
- the array side mainly includes a gate line, a data line, and an array common line (A-Com) providing a common electrode.
- the color filter (CF) side mainly includes an R/G/B color filter for providing colors, a black matrix (BM) configured to shield a non-color filter region to avoid light leakage and avoid mixing of color filters in different colors, and a indium tin oxide (ITO) covering the whole surface and used as a color filter common electrode (CF-Com).
- a width of a is less than a width of b.
- a metal circuit at a first metal wire pack at a corresponding position on the lower substrate to which b corresponds is complex.
- a width of the black matrix (BM) shall completely cover the metal circuit to ensure no light leakage. The portion where there is a circuit is covered by the black matrix (BM).
- the portion a is an edge of a color filter and is close to a metal edge at the array side.
- the black matrix (BM) at the portion a is right above the common electrode line.
- the width a is set to be close to a width of the signal common electrode line, which is slightly wider than the common electrode line herein, to ensure no light leakage while guaranteeing a small aperture ratio as far as possible.
- the portion a is a position where two color filters are adjacent to each other. Due to limitations of the precision of a manufacturing process for color filters, there is an overlap of color filters herein, which may affect a picture display effect.
- the black matrix (BM) may alleviate influences of the color blending at the position on the picture quality. Therefore, in the present invention, the black matrix (BM) side with the width of a is defined as a narrow frame area, and the black matrix (BM) side with the width of b is defined as a wide frame area. Portions a and b appear alternately at two sides of the subpixels, and a thickness of the black matrix (BM) is consistent at all positions, which is always 1 ⁇ 0.3 ⁇ m.
- a display panel 100 including: a first substrate 110 ; a second substrate 120 , the first substrate 110 being arranged opposite to the second substrate 120 ; a color photoresist layer 130 , formed on the first substrate 110 ; a common electrode 140 , formed on the color photoresist layer 130 ; and a data line 150 , formed on the second substrate 120 , where the common electrode 140 on the first substrate 110 is provided with a first recess 141 , the first recess 141 being recessed toward the first substrate 110 , and a position of the first recess 141 being corresponding to a position of the data line 150 on the second substrate 120 .
- the common electrode 140 is provided with a first recess 141 recessed toward a first substrate 110 , a distance between the data line 150 and the common electrode 140 is increased, and a thickness of the color photoresist layer 130 is reduced, to further reduce a parasitic capacitance between the data line 150 and the common electrode 140 .
- a process of charging and discharging a pixel occurrence of a situation in which a signal of the common electrode 140 is unstable caused by a change in a voltage of the data line 150 can be effectively avoided, flicker is effectively avoided, and further the picture quality of a display panel 100 is effectively improved.
- the left side shows a design of the corresponding color photoresist layer 130 when there is no data line 150 on the first substrate 110
- the right side shows a design of the corresponding color photoresist layer 130 when there is a data line 150 on the first substrate 110 .
- the color photoresist layer 130 includes a black color photoresist layer 131 .
- the black color photoresist layer 131 is provided with a recess.
- the first recess 141 is formed in the recess of the black color photoresist layer 131 . This is a method for forming the first recess 141 .
- the color photoresist layer 130 includes an R/G/B color photoresist layer 132 .
- the R/G/B color photoresist layer 132 is provided with a recess.
- the first recess 141 is formed in the recess of the R/G/B color photoresist layer 132 . This is another method for forming the first recess 141 .
- the color photoresist layer 130 includes a black color photoresist layer 131 and an R/G/B color photoresist layer 132 .
- the black color photoresist layer 131 and the R/G/B color photoresist layer 132 are each provided with a recess.
- the R/G/B color photoresist layer 132 is formed on the black color photoresist layer 131 .
- the first recess 141 is formed in the recess of the RIG/B color photoresist layer 132 . This is another method for forming the first recess 141 , by which the recess can be formed more flexibly.
- the recess of the R/G/B color photoresist layer 132 may be formed at a connection corresponding to two different color filters.
- a width of the first recess 141 is greater than a width of the data line 150 .
- the data line 150 and common electrode lines 160 are located on different metal layers, and there is an insulating layer 170 between the data line 150 and the common electrode lines 160 ; a height of the data line 150 is different from heights of the common electrode lines 160 , a width of the first recess 141 is greater than a width of the data line 150 , and a distance between the data line 150 and the first recess 141 is increased, so that a distance between the data line 150 and the common electrode 140 is increased, thereby reducing a parasitic capacitance between the data line 150 and the common electrode 140 .
- the display panel 100 includes common electrode lines 160 .
- the common electrode lines 160 are located at two sides of the data line 150 .
- the data line 150 and the common electrode lines 160 at the two sides of the data line 150 form a first metal wire pack 180 .
- a width of the first recess 141 is less than a width of the first metal wire pack 180 .
- the data line 150 and the common electrode lines 160 are located on different metal layers, and there is an insulating layer 170 between the data line 150 and the common electrode lines 160 ; a height of the data line 150 is different from heights of the common electrode lines 160 , a width of the first recess 141 is greater than a width of the data line 150 and is less than a width of the first metal wire pack 180 , and a distance between the data line 150 and the recess is increased, so that a distance between the data line 150 and the common electrode 140 is increased, thereby reducing a parasitic capacitance between the data line 150 and the common electrode 140 .
- a thickness of the black color photoresist layer 131 at a position corresponding to the recess is X, where 0.4 micrometer ⁇ X ⁇ 0.8 micrometer.
- the thickness of the black color photoresist layer 131 at a position corresponding to the recess is X, where 0.4 ⁇ m ⁇ X ⁇ 0.8 ⁇ m. If the thickness of the black color photoresist layer 131 is less than 0.4 ⁇ m, the recess is easy to damage and light leakage occurs.
- the thickness of the black color photoresist layer 131 is greater than 0.8 ⁇ m, a parasitic capacitance exists between the common electrode 140 and the data line 150 in the recess, and a change in a voltage of the data line 150 may easily cause a change in a signal of the common electrode 140 .
- This solution not only ensures the rigidness of the recess, but also can reduce the parasitic capacitance between the common electrode 140 and the data line 150 to the ultimate extent, to effectively avoid influences of a voltage change in the data line 150 on a signal of the common electrode 140 , to further avoid occurrence of flicker of the display panel 100 and improve the picture quality of the display panel 100 .
- a method for manufacturing a display panel including steps of:
- the step of forming a color photoresist layer includes: forming a recess on the color photoresist layer.
- step S 94 of forming, on the common electrode, a first recess at a position corresponding to the recess of the color photoresist layer includes:
- the data line and the common electrode lines are located on different metal layers, a height of the data line is different from heights of the common electrode lines, a width of the first recess is greater than a width of the data line, and a distance between the data line and the first recess is increased, so that a distance between the data line and the common electrode is increased, thereby reducing a parasitic capacitance between the data line and the common electrode.
- the step of forming, on the common electrode, a first recess with a width greater than that of the data line at the position corresponding to the recess on the color photoresist layer includes:
- the data line and the common electrode lines are located on different metal layers, a height of the data line is different from heights of the common electrode lines, a width of the first recess is greater than a width of the data line and is less than a width of the first metal wire pack, and a distance between the data line and the recess is increased, so that a distance between the data line and the common electrode is increased, thereby reducing a parasitic capacitance between the data line and the common electrode.
- a display device 200 including the foregoing display panel 100 .
- the panel in the present disclosure may be a twisted nematic (TN) panel, an in-plane switching (IPS) panel, or a multi-domain vertical alignment (VA) panel, and may certainly be any other suitable type of panel.
- TN twisted nematic
- IPS in-plane switching
- VA multi-domain vertical alignment
Abstract
Description
- This application claims priority to Chinese Patent Application No. CN201811241770.X, filed with the Chinese Patent Office on Oct. 24, 2018 and entitled “DISPLAY PANEL, METHOD FOR MANUFACTURING DISPLAY PANEL, AND DISPLAY DEVICE”, which is incorporated herein by reference in its entirety.
- The present disclosure relates to the field of display technologies, and in particular, to a display panel, a method for manufacturing the display panel, and a display device.
- Statement herein merely provides background information related to the present disclosure and does not necessarily constitute the prior art.
- With the development and advance of science and technologies, contributing to hot spots such as thin profile, power saving, and low radiation, liquid crystal displays currently become mainstream products of displays and are widely applied. Most of liquid crystal displays on the market are backlight-type liquid crystal displays, including liquid crystal panels and backlight modules. A working principle of a liquid crystal panel is placing liquid crystal molecules between two parallel glass substrates and applying a drive voltage to the two glass substrates to control rotation directions of the liquid crystal molecules, to refract light of the backlight module to generate a picture.
- A thin film transistor-liquid crystal display (TFT-LCD) has performance such as low power consumption, good picture quality, and a relatively high production yield and therefore has currently gradually been dominant in the field of display. In addition, the thin film transistor-liquid crystal display includes a liquid crystal panel and a backlight module. The liquid crystal panel includes a color filter substrate (CF substrate), a thin film transistor substrate (TFT substrate), and a mask, and transparent electrodes are provided on relative inner sides of the substrates. A layer of liquid crystal (LC) molecules is sandwiched between two substrates. Flicker frequently appears in a display panel, resulting in reduction of picture quality of the display panel and influences on the use effect and watching experience. Persons skilled in the art have been researched for a solution to this problem. In this way, a method capable of resolving the problem becomes quite important.
- An objective of the present disclosure is providing a display panel, a method for manufacturing the display panel, and a display device.
- To achieve the foregoing objective, the present disclosure provides a display panel, comprising: a first substrate; a second substrate, the first substrate being arranged opposite to the second substrate; a color photoresist layer, formed on the first substrate; a common electrode, formed on the color photoresist layer; and a data line, formed on the second substrate, wherein the common electrode on the first substrate is provided with a first recess, the first recess being recessed toward the first substrate, and a position of the first recess being corresponding to a position of the data line on the second substrate.
- The present disclosure further provides a method for manufacturing a display panel, comprising steps of:
- forming a color photoresist layer on a first substrate, wherein
- the step of forming a color photoresist layer comprises: forming a recess on the color photoresist layer;
- forming a common electrode on the color photoresist layer; and
- forming, on the common electrode, a first recess at a position corresponding to the recess on the color photoresist layer, and enabling the first recess to recess toward the first substrate and correspond to a position of the data line on the second substrate.
- The present disclosure further provides a display device, comprising the display panel.
- Compared with the solution in which a distance between a data line and a common electrode is close, in this application, the common electrode is provided with a first recess recessed toward a first substrate, a distance between the data line and the common electrode is increased, and a thickness of the color photoresist layer is reduced, to further reduce a parasitic capacitance between the data line and the common electrode. In a process of charging and discharging a pixel, occurrence of a situation in which a signal of the common electrode is unstable caused by a change in a voltage of the data line can be effectively avoided, flicker is effectively avoided, and further the picture quality of a display panel is effectively improved.
- The included accompanying drawings are used to provide further understanding of the embodiments of this application, constitute a part of the specification, and are used to illustrate implementations of this application and explain the principle of this application together with literal descriptions. Apparently, the accompanying drawings in the following descriptions are merely some embodiments of this application, and a person of ordinary skill in the art can also obtain other accompanying drawings according to these accompanying drawings without involving any creative effort. In the accompanying drawings:
-
FIG. 1 is a structural schematic diagram of a dual-gate drive according to an embodiment of the present disclosure. -
FIG. 2 is a structural schematic diagram of a pixel according to an embodiment of the present disclosure. -
FIG. 3 is a structural schematic diagram of a circuit arrangement according to an embodiment of the present disclosure. -
FIG. 4 is a structural schematic diagram of a color photoresist layer according to an embodiment of the present disclosure. -
FIG. 5 is a structural schematic diagram of a display panel according to an embodiment of the present disclosure. -
FIG. 6 is a structural schematic diagram of another display panel according to an embodiment of the present disclosure. -
FIG. 7 is a structural schematic diagram of another display panel according to an embodiment of the present disclosure. -
FIG. 8 is a structural schematic diagram of another display panel according to an embodiment of the present disclosure. -
FIG. 9 is an application flowchart of a method for manufacturing a display panel according to an embodiment of the present disclosure. -
FIG. 10 is a schematic diagram of a display device according to an embodiment of the present disclosure. - Specific structures and functional details disclosed herein are merely representative, and are intended to describe the objectives of the exemplary embodiments of the present disclosure. However, the present disclosure may be specifically implemented in many alternative forms, and should not be construed as being limited to the embodiments set forth herein.
- In the description of the present disclosure, it should be understood that orientation or position relationships indicated by the terms such as “center”, “transverse”, “on”, “below”, “left”, “right”, “vertical”, “horizontal”, “top”, “bottom”, “inside”, and “outside” are based on orientation or position relationships shown in the accompanying drawings, and are used only for ease and brevity of illustration and description, rather than indicating or implying that the mentioned apparatus or component must have a particular orientation or must be constructed and operated in a particular orientation. Therefore, such terms should not be construed as limiting of the present disclosure. In addition, the terms such as “first” and “second” are used only for the purpose of description, and should not be understood as indicating or implying the relative importance or implicitly specifying the number of the indicated technical features. Hence, features defined by “first” or “second” may explicitly indicate or implicitly include one or more of the features. In the description of the present disclosure, unless otherwise stated, “a plurality of” means two or more than two. In addition, the terms “include”, “comprise” and any variant thereof are intended to cover non-exclusive inclusion.
- In the description of the present disclosure, it should be noted that unless otherwise explicitly specified or defined, the terms such as “mount”, “install”, “connect”, and “connection” should be understood in a broad sense. For example, the connection may be a fixed connection, a detachable connection, or an integral connection; or the connection may be a mechanical connection or an electrical connection; or the connection may be a direct connection, an indirect connection through an intermediary, or internal communication between two components. Persons of ordinary skill in the art may understand the specific meanings of the foregoing terms in the present disclosure according to specific situations.
- The terminology used herein is for the purpose of describing specific embodiments only and is not intended to be limiting of exemplary embodiments. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It should be further understood that the terms “include” and/or “comprise” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or combinations thereof.
- This application is further described below with reference to the accompanying drawings and embodiments.
- A dual-gate drive is a pixel drive design known by the inventor, and has an apparent cost advantage in the structure of a gate driver on array (GOA). In the dual-gate drive, a quantity of gate lines is doubled, and a quantity of data lines is reduced by half.
FIG. 1 shows a basic structure of a dual-gate drive.FIG. 2 shows a structure of a pixel array side and a color filter (CF) side of the dual-gate drive. The array side mainly includes a gate line, a data line, and an array common line (A-Com) providing a common electrode. The color filter (CF) side mainly includes an R/G/B color filter for providing colors, a black matrix (BM) configured to shield a non-color filter region to avoid light leakage and avoid mixing of color filters in different colors, and a indium tin oxide (ITO) covering the whole surface and used as a color filter common electrode (CF-Com). InFIG. 2 , a width of a is less than a width of b. A metal circuit at a first metal wire pack at a corresponding position on the lower substrate to which b corresponds is complex. A width of the black matrix (BM) shall completely cover the metal circuit to ensure no light leakage. The portion where there is a circuit is covered by the black matrix (BM). Distances of the black matrix (BM) between two subpixels are different, where a (a=14±2 in) is a width of the black matrix (BM) above a single common electrode line, and b (b=21±2 μm) is a width of the black matrix (BM) above a data line. First, the portion a is an edge of a color filter and is close to a metal edge at the array side. The black matrix (BM) at the portion a is right above the common electrode line. The width a is set to be close to a width of the signal common electrode line, which is slightly wider than the common electrode line herein, to ensure no light leakage while guaranteeing a small aperture ratio as far as possible. Second, the portion a is a position where two color filters are adjacent to each other. Due to limitations of the precision of a manufacturing process for color filters, there is an overlap of color filters herein, which may affect a picture display effect. The black matrix (BM) may alleviate influences of the color blending at the position on the picture quality. Therefore, in the present invention, the black matrix (BM) side with the width of a is defined as a narrow frame area, and the black matrix (BM) side with the width of b is defined as a wide frame area. Portions a and b appear alternately at two sides of the subpixels, and a thickness of the black matrix (BM) is consistent at all positions, which is always 1±0.3 μm. - As shown in
FIG. 4 toFIG. 8 , in an embodiment, adisplay panel 100 is disclosed, including: afirst substrate 110; asecond substrate 120, thefirst substrate 110 being arranged opposite to thesecond substrate 120; acolor photoresist layer 130, formed on thefirst substrate 110; acommon electrode 140, formed on thecolor photoresist layer 130; and adata line 150, formed on thesecond substrate 120, where thecommon electrode 140 on thefirst substrate 110 is provided with afirst recess 141, thefirst recess 141 being recessed toward thefirst substrate 110, and a position of thefirst recess 141 being corresponding to a position of thedata line 150 on thesecond substrate 120. - Compared with the solution in which a distance between a
data line 150 and acommon electrode 140 is close, in this application, thecommon electrode 140 is provided with afirst recess 141 recessed toward afirst substrate 110, a distance between thedata line 150 and thecommon electrode 140 is increased, and a thickness of thecolor photoresist layer 130 is reduced, to further reduce a parasitic capacitance between thedata line 150 and thecommon electrode 140. In a process of charging and discharging a pixel, occurrence of a situation in which a signal of thecommon electrode 140 is unstable caused by a change in a voltage of thedata line 150 can be effectively avoided, flicker is effectively avoided, and further the picture quality of adisplay panel 100 is effectively improved.FIG. 4 shows designs of thecolor photoresist layer 130 at two sides of a subpixel, the left side shows a design of the correspondingcolor photoresist layer 130 when there is nodata line 150 on thefirst substrate 110, and the right side shows a design of the correspondingcolor photoresist layer 130 when there is adata line 150 on thefirst substrate 110. - As shown in
FIG. 5 , in an embodiment, thecolor photoresist layer 130 includes a blackcolor photoresist layer 131. The blackcolor photoresist layer 131 is provided with a recess. Thefirst recess 141 is formed in the recess of the blackcolor photoresist layer 131. This is a method for forming thefirst recess 141. - As shown in
FIG. 6 , in an embodiment, thecolor photoresist layer 130 includes an R/G/Bcolor photoresist layer 132. The R/G/Bcolor photoresist layer 132 is provided with a recess. Thefirst recess 141 is formed in the recess of the R/G/Bcolor photoresist layer 132. This is another method for forming thefirst recess 141. - As shown in
FIG. 7 toFIG. 8 , in an embodiment, thecolor photoresist layer 130 includes a blackcolor photoresist layer 131 and an R/G/Bcolor photoresist layer 132. The blackcolor photoresist layer 131 and the R/G/Bcolor photoresist layer 132 are each provided with a recess. The R/G/Bcolor photoresist layer 132 is formed on the blackcolor photoresist layer 131. Thefirst recess 141 is formed in the recess of the RIG/Bcolor photoresist layer 132. This is another method for forming thefirst recess 141, by which the recess can be formed more flexibly. - In this solution, the recess of the R/G/B
color photoresist layer 132 may be formed at a connection corresponding to two different color filters. - In an embodiment, a width of the
first recess 141 is greater than a width of thedata line 150. - In this solution, the
data line 150 andcommon electrode lines 160 are located on different metal layers, and there is aninsulating layer 170 between thedata line 150 and thecommon electrode lines 160; a height of thedata line 150 is different from heights of thecommon electrode lines 160, a width of thefirst recess 141 is greater than a width of thedata line 150, and a distance between thedata line 150 and thefirst recess 141 is increased, so that a distance between thedata line 150 and thecommon electrode 140 is increased, thereby reducing a parasitic capacitance between thedata line 150 and thecommon electrode 140. In a process of charging and discharging a pixel, occurrence of a situation in which a signal of thecommon electrode 140 is unstable caused by a change in a voltage of thedata line 150 can be effectively avoided, flicker is effectively avoided, and further the picture quality of adisplay panel 100 is effectively improved. - In an embodiment, the
display panel 100 includescommon electrode lines 160. Thecommon electrode lines 160 are located at two sides of thedata line 150. Thedata line 150 and thecommon electrode lines 160 at the two sides of thedata line 150 form a firstmetal wire pack 180. A width of thefirst recess 141 is less than a width of the firstmetal wire pack 180. - In this solution, the
data line 150 and thecommon electrode lines 160 are located on different metal layers, and there is aninsulating layer 170 between thedata line 150 and thecommon electrode lines 160; a height of thedata line 150 is different from heights of thecommon electrode lines 160, a width of thefirst recess 141 is greater than a width of thedata line 150 and is less than a width of the firstmetal wire pack 180, and a distance between thedata line 150 and the recess is increased, so that a distance between thedata line 150 and thecommon electrode 140 is increased, thereby reducing a parasitic capacitance between thedata line 150 and thecommon electrode 140. In a process of charging and discharging a pixel, occurrence of a situation in which a signal of thecommon electrode 140 is unstable caused by a change in a voltage of thedata line 150 can be effectively avoided, flicker is effectively avoided, and further the picture quality of adisplay panel 100 is effectively improved. - In an embodiment, a thickness of the black
color photoresist layer 131 at a position corresponding to the recess is X, where 0.4 micrometer≤X≤0.8 micrometer. - Compared with the solution in which a thickness of the black
color photoresist layer 131 at a position corresponding to the recess is greater than or equal to 0.7 μm and is less than or equal to 1.3 μm, in this solution, the thickness of the blackcolor photoresist layer 131 at the position corresponding to the recess is X, where 0.4 μm≤X≤0.8 μm. If the thickness of the blackcolor photoresist layer 131 is less than 0.4 μm, the recess is easy to damage and light leakage occurs. If the thickness of the blackcolor photoresist layer 131 is greater than 0.8 μm, a parasitic capacitance exists between thecommon electrode 140 and thedata line 150 in the recess, and a change in a voltage of thedata line 150 may easily cause a change in a signal of thecommon electrode 140. This solution not only ensures the rigidness of the recess, but also can reduce the parasitic capacitance between thecommon electrode 140 and thedata line 150 to the ultimate extent, to effectively avoid influences of a voltage change in thedata line 150 on a signal of thecommon electrode 140, to further avoid occurrence of flicker of thedisplay panel 100 and improve the picture quality of thedisplay panel 100. - In another embodiment, referring to
FIG. 9 , disclosed is a method for manufacturing a display panel, including steps of: - S91: Form a color photoresist layer on a first substrate.
- S92: The step of forming a color photoresist layer includes: forming a recess on the color photoresist layer.
- S93: Form a common electrode on the color photoresist layer.
- S94: Form, on the common electrode, a first recess at a position corresponding to the recess of the color photoresist layer.
- S95: Enable the first recess to recess toward the first substrate and correspond to a position of a data line on the second substrate.
- In this solution, by forming, on the common electrode, a first recess at a position corresponding to the recess of the color photoresist layer, a distance between the data line and the common electrode is increased, a thickness of the color photoresist layer is reduced, and further a parasitic capacitance between the data line and the common electrode is reduced. In a process of charging and discharging a pixel, occurrence of a situation in which a signal of the common electrode is unstable caused by a change in a voltage of the data line can be effectively avoided, flicker is effectively avoided, and further the picture quality of a display panel is effectively improved.
- In an embodiment, step S94 of forming, on the common electrode, a first recess at a position corresponding to the recess of the color photoresist layer includes:
- forming, on the common electrode, a first recess with a width greater than that of the data line at the position corresponding to the recess on the color photoresist layer.
- In this solution, the data line and the common electrode lines are located on different metal layers, a height of the data line is different from heights of the common electrode lines, a width of the first recess is greater than a width of the data line, and a distance between the data line and the first recess is increased, so that a distance between the data line and the common electrode is increased, thereby reducing a parasitic capacitance between the data line and the common electrode. In a process of charging and discharging a pixel, occurrence of a situation in which a signal of the common electrode is unstable caused by a change in a voltage of the data line can be effectively avoided, flicker is effectively avoided, and further the picture quality of a display panel is effectively improved.
- In an embodiment, the step of forming, on the common electrode, a first recess with a width greater than that of the data line at the position corresponding to the recess on the color photoresist layer includes:
- forming, on the common electrode, a first recess with a width less than that of the first metal wire pack at the position corresponding to the recess on the color photoresist layer.
- In this solution, the data line and the common electrode lines are located on different metal layers, a height of the data line is different from heights of the common electrode lines, a width of the first recess is greater than a width of the data line and is less than a width of the first metal wire pack, and a distance between the data line and the recess is increased, so that a distance between the data line and the common electrode is increased, thereby reducing a parasitic capacitance between the data line and the common electrode. In a process of charging and discharging a pixel, occurrence of a situation in which a signal of the common electrode is unstable caused by a change in a voltage of the data line can be effectively avoided, flicker is effectively avoided, and further the picture quality of a display panel is effectively improved.
- In another embodiment, referring to
FIG. 10 , disclosed is adisplay device 200, including the foregoingdisplay panel 100. - It should be noted that the definitions to the steps involved in this solution are not, on the premise of not influencing implementation of the specific solution, considered as definitions to the order of priority of the steps. A step written previously may be performed first or may be performed later, or the steps may even be performed simultaneously as long as this solution can be implemented. This shall be considered to fall within the protection scope of the present disclosure.
- The panel in the present disclosure may be a twisted nematic (TN) panel, an in-plane switching (IPS) panel, or a multi-domain vertical alignment (VA) panel, and may certainly be any other suitable type of panel.
- The foregoing contents are detailed descriptions of the present disclosure in conjunction with specific optional embodiments, and it should not be considered that the specific implementation of the present disclosure is limited to these descriptions. Persons of ordinary skill in the art can further make simple deductions or replacements without departing from the concept of the present disclosure, and such deductions or replacements should all be considered as falling within the protection scope of the present disclosure.
Claims (19)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811241770.XA CN109283761B (en) | 2018-10-24 | 2018-10-24 | Display panel, manufacturing method of display panel and display device |
CN201811241770.X | 2018-10-24 | ||
PCT/CN2018/115825 WO2020082463A1 (en) | 2018-10-24 | 2018-11-16 | Display panel, method for manufacturing display panel, and display device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20210333674A1 true US20210333674A1 (en) | 2021-10-28 |
US11281061B2 US11281061B2 (en) | 2022-03-22 |
Family
ID=65177736
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/331,151 Active 2040-03-14 US11281061B2 (en) | 2018-10-24 | 2018-11-16 | Display panel, method for manufacturing display panel, and display device |
Country Status (3)
Country | Link |
---|---|
US (1) | US11281061B2 (en) |
CN (1) | CN109283761B (en) |
WO (1) | WO2020082463A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109856870A (en) * | 2019-03-28 | 2019-06-07 | 惠科股份有限公司 | Display panel and display device |
CN111880342B (en) * | 2020-07-29 | 2022-09-27 | 北海惠科光电技术有限公司 | Display panel, manufacturing method of display panel and display device |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4724339B2 (en) * | 1999-09-07 | 2011-07-13 | 株式会社日立製作所 | Liquid crystal display |
JP3356429B2 (en) * | 2000-04-11 | 2002-12-16 | 日本電気株式会社 | Liquid crystal display device and liquid crystal projector device |
KR100919196B1 (en) | 2002-12-31 | 2009-09-28 | 엘지디스플레이 주식회사 | In plane switching mode liquid crystal display device |
KR100699995B1 (en) * | 2004-09-02 | 2007-03-26 | 삼성에스디아이 주식회사 | Organic electroluminescence device and method for fabricating thereof |
KR101243945B1 (en) * | 2006-05-09 | 2013-03-13 | 엘지디스플레이 주식회사 | A color filter substrate for VA mode liquid crystal display device and method of fabrication thereof |
CN101833210A (en) * | 2010-05-13 | 2010-09-15 | 友达光电股份有限公司 | Liquid crystal display panel |
CN102929022A (en) * | 2012-10-23 | 2013-02-13 | 友达光电股份有限公司 | Liquid crystal display device and manufacture method thereof |
KR102080281B1 (en) * | 2013-09-24 | 2020-02-21 | 엘지디스플레이 주식회사 | Liquid crystal display device |
CN103969865B (en) * | 2013-10-10 | 2017-10-27 | 上海中航光电子有限公司 | Tft array substrate and its manufacture method, display panel and display device |
CN105093752A (en) * | 2015-08-18 | 2015-11-25 | 深圳市华星光电技术有限公司 | Liquid crystal panel |
CN105068339B (en) * | 2015-09-01 | 2018-06-01 | 深圳市华星光电技术有限公司 | HVA type liquid crystal display panels |
CN105093708A (en) * | 2015-09-02 | 2015-11-25 | 深圳市华星光电技术有限公司 | Liquid crystal display panel |
-
2018
- 2018-10-24 CN CN201811241770.XA patent/CN109283761B/en active Active
- 2018-11-16 WO PCT/CN2018/115825 patent/WO2020082463A1/en active Application Filing
- 2018-11-16 US US16/331,151 patent/US11281061B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
WO2020082463A1 (en) | 2020-04-30 |
CN109283761B (en) | 2021-04-02 |
CN109283761A (en) | 2019-01-29 |
US11281061B2 (en) | 2022-03-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10088720B2 (en) | TFT array substrate and display device with tilt angle between strip-like pixel electrodes and direction of initial alignment of liquid crystals | |
JP5881057B2 (en) | Horizontal electric field type liquid crystal display device and manufacturing method thereof | |
US9927659B2 (en) | Liquid crystal display | |
US9389464B2 (en) | Liquid crystal display device | |
CN109343263B (en) | COA type liquid crystal display | |
US8553181B2 (en) | Liquid crystal display device | |
US9195100B2 (en) | Array substrate, liquid crystal panel and display device with pixel electrode and common electrode whose projections are overlapped | |
US9201263B2 (en) | Liquid crystal display and liquid crystal display panel | |
US10976629B2 (en) | Curved display panel | |
US20130321752A1 (en) | Liquid crystal display device | |
JP2001350153A (en) | Active matrix type liquid crystal display device | |
US20190094632A1 (en) | Pixel structure | |
US9733533B2 (en) | Liquid crystal display device | |
US11112661B2 (en) | Method for manufacturing display panel, display panel, and display device | |
JP6220628B2 (en) | Display device | |
US11281061B2 (en) | Display panel, method for manufacturing display panel, and display device | |
US20180107045A1 (en) | Display panel and display device | |
US10627680B2 (en) | Display panel and display device | |
US20140036207A1 (en) | Liquid crystal display panel | |
US9568781B2 (en) | Liquid crystal display device | |
JP6086403B2 (en) | Horizontal electric field type liquid crystal display device and manufacturing method thereof | |
JP2005321439A (en) | Liquid crystal display and electronic equipment | |
KR101544767B1 (en) | Array substrate and liquid crystal display | |
US20200081293A1 (en) | Pixel arrangement and method for manufacturing display panel | |
US20130141685A1 (en) | Array substrate and liquid crystal display |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HKC CORPORATION LIMITED, CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WANG, HUIPING;REEL/FRAME:048524/0967 Effective date: 20181113 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |