US20210210037A1 - Control chip for use in variable refresh rate and related display device and driving method - Google Patents

Control chip for use in variable refresh rate and related display device and driving method Download PDF

Info

Publication number
US20210210037A1
US20210210037A1 US17/136,210 US202017136210A US2021210037A1 US 20210210037 A1 US20210210037 A1 US 20210210037A1 US 202017136210 A US202017136210 A US 202017136210A US 2021210037 A1 US2021210037 A1 US 2021210037A1
Authority
US
United States
Prior art keywords
switching signal
processing circuit
frequency
vertical refresh
refresh rate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US17/136,210
Other versions
US11335288B2 (en
Inventor
Li-Ang CHEN
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Realtek Semiconductor Corp
Original Assignee
Realtek Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Realtek Semiconductor Corp filed Critical Realtek Semiconductor Corp
Assigned to REALTEK SEMICONDUCTOR CORPORATION reassignment REALTEK SEMICONDUCTOR CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, Li-ang
Publication of US20210210037A1 publication Critical patent/US20210210037A1/en
Application granted granted Critical
Publication of US11335288B2 publication Critical patent/US11335288B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/3406Control of illumination source
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3618Control of matrices with row and column drivers with automatic refresh of the display panel using sense/write circuits
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0247Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0257Reduction of after-image effects
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/06Adjustment of display parameters
    • G09G2320/0626Adjustment of display parameters for control of overall brightness
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00Aspects of display data processing
    • G09G2340/04Changes in size, position or resolution of an image
    • G09G2340/0407Resolution change, inclusive of the use of different resolutions for different screen areas
    • G09G2340/0435Change or adaptation of the frame rate of the video stream

Definitions

  • the present disclosure generally relates to a display device. More particularly, the present disclosure relates to a control chip capable of providing a constant brightness under variable refresh rate and related driving method.
  • LCD monitors that support variable refresh rate (VRR) often use high-brightness but short-duration strobe backlight to solve the problem of motion blur, and further constantly turn on the backlight at low brightness level, when refresh period extends, to ensure that user feels constant equivalent brightness.
  • VRR variable refresh rate
  • the above method requires rapidly switching the duty cycle of analog dimming control signals of the backlight module. Based on capacitor charge and discharge characteristics of the circuit, those control signals are hardly to be immediately changed to target waveforms. Therefore, backlight modules on the market cannot provide a constant equivalent brightness under the variable refresh rate.
  • the disclosure provides a control chip configured to be coupled with a backlight driving chip and a display panel.
  • the control chip includes a storage element and a processing circuit.
  • the storage element is configured to store a predetermined vertical refresh rate of the display panel.
  • the processing circuit is coupled with the storage element, and is configured to provide a switching signal to the backlight driving chip so that the backlight driving chip enables a backlight module according to the switching signal.
  • a frequency of the switching signal is set according to the predetermined vertical refresh rate. If the processing circuit has not received a vertical refresh starting pulse for more than a predetermined frame time corresponding to the predetermined vertical refresh rate, the processing circuit increases the frequency of the switching signal.
  • the disclosure provides a display device including a display panel, a backlight driving chip coupled with the backlight module, and a control chip coupled with the display panel and the backlight driving chip.
  • the control chip includes a storage element and a processing circuit.
  • the storage element is configured to store a predetermined vertical refresh rate of the display panel.
  • the processing circuit is coupled with the storage element, and is configured to provide a switching signal to the backlight driving chip so that the backlight driving chip enables the backlight module according to the switching signal.
  • a frequency of the switching signal is set according to the predetermined vertical refresh rate. If the processing circuit has not received a vertical refresh starting pulse for more than a predetermined frame time corresponding to the predetermined vertical refresh rate, the processing circuit increases the frequency of the switching signal.
  • the disclosure provides a driving method suitable for a control chip configured to be coupled with a display panel and a backlight driving chip.
  • the driving method includes the following operations: providing a switching signal to the backlight driving chip so that the backlight driving chip enables a backlight module according to the switching signal, and a frequency of the switching signal is set according to a predetermined vertical refresh rate of the display panel; determining whether a vertical refresh starting pulse has not been received for more than a predetermined frame time corresponding to the predetermined vertical refresh rate; and if the vertical refresh starting pulse has not been received for more than the predetermined frame time, increasing the frequency of the switching signal.
  • FIG. 1 is a simplified functional block diagram of a display device according to one embodiment of the present disclosure.
  • FIG. 2 is a waveform schematic diagram of a plurality of signals related to the display device of FIG. 1 according to one embodiment of the present disclosure.
  • FIG. 3 is a flowchart of a driving method according to one embodiment of the present disclosure.
  • FIG. 4 is a waveform schematic diagram of a plurality of signals related to the display device of FIG. 1 according to another embodiment of the present disclosure.
  • FIG. 1 is a simplified functional block diagram of a display device 100 according to one embodiment of the present disclosure.
  • FIG. 2 is a waveform schematic diagram of a plurality of signals related to the display device 100 according to one embodiment of the present disclosure.
  • the display device 100 comprises a control chip 110 , a backlight driving chip 120 , a backlight module 130 , and a display panel 140 .
  • the display device 100 supports variable refresh rate.
  • Variable refresh rate means that the vertical refresh rate of displayed images may be non-constant.
  • other functional blocks of the display device 100 are not shown in FIG. 1 .
  • the control chip 110 is coupled with the backlight driving chip 120 and the display panel 140 , and comprises a processing circuit 112 , an interface circuit 114 , and a storage element 116 .
  • the storage element 116 stores a predetermined vertical refresh rate (e.g., 120 Hz or 144 Hz) of the display panel 140 .
  • the predetermined vertical refresh rate is the maximum vertical refresh rate that the display panel 140 supports.
  • the interface circuit 114 is configured to receive a display signal Ds from an external device (e.g., an independent graphic card or a CPU, not shown in FIG. 1 ), and is configured to obtain a vertical sync signal Vsync and a data signal Da from the display signal Ds.
  • the processing circuit 112 is coupled with the interface circuit 114 and the storage element 116 , and is configured to provide a pulse width modulation (PWM) control signal Pm and a switching signal Sw to the backlight driving chip 120 .
  • PWM pulse width modulation
  • the processing circuit 112 adjusts, according to the vertical sync signal Vsync and the predetermined vertical refresh rate of the display panel 140 , waveforms of the PWM control signal Pm and the switching signal Sw. Methods for adjusting those waveforms will be described in detail in the following paragraphs.
  • the processing circuit 112 is further configured to optimize the data signal Da. For example, the processing circuit 112 may adjust the image resolution, the image aspect ratio, and other image parameters carried by the data signal Da.
  • the display panel 140 comprises a display driver 142 and a pixel array 144 , and the display driver 142 is configured to drive, according to the optimized data signal Da′, the pixel array 144 to display images.
  • the backlight driving chip 120 is coupled with the backlight module 130 , and is configured to provide a driving current Idr to enable the backlight module 130 .
  • the backlight driving chip 120 determines, according to the switching signal Sw, whether to provide the driving current Idr.
  • the backlight driving chip 120 further determines, according to a duty cycle of the PWM control signal Pm, the value of the driving current Idr.
  • the duty cycle of the PWM control signal Pm is positively correlated to the value of the driving current Idr.
  • duty cycle in this disclosure means that a ratio of the signal ON time (logical 1) to the signal period.
  • the processing circuit 112 can be realized by general purpose processors, digital signal processors (DSPs), application specific integrated circuits (ASICs), field programmable gate arrays (FPGAs), other programmable logic circuits, or combinations thereof.
  • the interface circuit 114 can be realized by any suitable receiver circuit supporting the signal format of DisplayPort, HDMI and/or DVI.
  • the storage element 116 may be a non-volatile memory, such as the read-only memory (ROM), the flash memory, or other suitable type of memory, but this disclosure is not limited thereto.
  • the display panel 140 can be realized by the liquid crystal display panel.
  • the control chip 110 may be the scaler IC.
  • FIG. 3 is a flowchart of a driving method 300 according to one embodiment of the present disclosure.
  • the control chip 110 may execute the driving method 300 to adaptively determines, according to the vertical refresh rate currently being applied, the frequency that the backlight module 130 being switched on and off (herein after referred to as “switching frequency of the backlight module 130 ”).
  • switching frequency of the backlight module 130 the frequency that the backlight module 130 being switched on and off.
  • the processing circuit 112 receives a vertical refresh starting pulse Ptv of the vertical sync signal Vsync
  • the processing circuit 112 provides the switching signal Sw to the backlight driving chip 120 .
  • the frequency of the switching signal Sw is set according to the predetermined vertical refresh rate stored in the storage element 116 .
  • the frequency of the switching signal Sw can be set to equal to the predetermined vertical refresh rate of the display panel 140 .
  • the time length of the first stage S 1 of each frame i.e., one period of the switching signal Sw
  • the first stage S 1 has 8.33 microseconds ( ⁇ s).
  • the backlight driving chip 120 when the switching signal Sw has a logic high level (e.g., a high voltage), the backlight driving chip 120 outputs the driving current Idr to enable the backlight module 130 .
  • the switching signal Sw when the switching signal Sw has a logic low level (e.g., a low voltage), the backlight driving chip 120 disables the backlight module 130 .
  • the switching signal Sw may have a rather low duty cycle (e.g., 10%) to realize strobe backlight, but this disclosure is not limited thereto.
  • the processing circuit 112 provides the PWM control signal Pm to the backlight driving chip 120 , thereby controlling the value of the driving current Idr by the duty cycle of the PWM control signal Pm.
  • the processing circuit 112 determines the duty cycle of the PWM control signal Pm, according to a brightness parameter specified by an user by using an external input interface (not shown), to adjust the brightness of the backlight module 130 .
  • the processing circuit 112 determines whether the processing circuit 112 has not received the vertical refresh starting pulse Ptv for more than a predetermined frame time corresponding to the predetermined vertical refresh rate. For example, if the predetermined vertical refresh rate is 120 Hz, the predetermined frame time is 8.33 ⁇ s. In other words, the processing circuit 112 in this embodiment determines whether has not received the vertical refresh starting pulse Ptv for more than the time length of the first stage S 1 . If the vertical refresh starting pulse Ptv has not been received in the predetermined frame time, the processing circuit 112 then conduct operation S 308 to adaptively adjust, in response to the decreased vertical refresh rate, the switching frequency of the backlight module 130 . On the contrary, the processing circuit 112 may repeatedly conduct operation S 302 .
  • the processing circuit 112 increases the frequency of the switching signal Sw, and may keep the duty cycle of the switching signal Sw unchanged. Therefore, if a frame has a second stage S 2 which results from the decreased vertical refresh rate and follows the first stage S 1 , the user will feel substantially the same equivalent brightness in the first stage S 1 and the second stage S 2 , which is because the switching signal Sw has the same duty cycle (e.g., remaining in 10%) in both of the first stage S 1 and the second stage S 2 .
  • the processing circuit 112 when the processing circuit 112 increases the frequency of the switching signal Sw, the processing circuit 112 may keep the duty cycle of the PWM control signal Pm unchanged.
  • the processing circuit 112 determines whether the vertical refresh starting pulse Ptv is received after the frequency of the switching signal Sw is increased. If the vertical refresh starting pulse Ptv is received after the frequency of the switching signal Sw is increased, the processing circuit 112 then conducts operation S 312 . On the contrary, the processing circuit 112 may repeatedly conduct operation S 310 .
  • the processing circuit 112 switches the frequency of the switching signal Sw back to according to the predetermined vertical refresh rate. For example, the processing circuit 112 can switch the frequency of the switching signal Sw back to equal to the predetermined vertical refresh rate. That is, the processing circuit 112 may interrupt the waveform that the switching signal Sw currently have and then configure the switching signal Sw to have a waveform the same as that of in the first stage S 1 . Then, the processing circuit 112 may conduct operation S 302 again.
  • the storage element 116 stores a predetermined horizontal refresh rate of the display panel 140 .
  • the predetermined horizontal refresh rate means that a predetermined refresh rate for a row of pixels in the display panel 140 .
  • the predetermined horizontal refresh rate of the display panel 140 may be calculate by Formula 1. In this case, the frequency of the switching signal Sw is increased to a value smaller than or equal to the predetermined horizontal refresh rate of the display panel 140 .
  • the switching signal Sw has higher frequency
  • the last period of the switching signal Sw has less part going to be cut off.
  • the user feels more constant equivalent brightness in the first stage S 1 and the second stage S 2 .
  • the horizontal refresh rate of the display panel 140 is set to be constant, while the time length of a frame may be extended in units of the refresh time for one row (i.e., the reciprocal of the predetermined horizontal refresh rate). Therefore, in some embodiments, the time interval between two successive vertical refresh starting pulses Ptv (e.g., the first stage S 1 of the (N ⁇ 1)-th frame, or the first stage S 1 and the second stage S 2 of the N-th frame) is configured as an integer multiple of the reciprocal of the predetermined horizontal refresh rate.
  • the frequency of the switching signal Sw is increased, in the second stage S 2 , to equal to the predetermined horizontal refresh rate, the time interval between two successive vertical refresh starting pulses Ptv will be an integer multiple of the period of the switching signal Sw, and thus the last period of the switching signal Sw, in the second stage S 2 , will not be cut off.
  • FIG. 4 is a waveform schematic diagram of a plurality of signals related to the display device 100 according to another embodiment of the present disclosure.
  • the processing circuit 112 switches the switching signal Sw from the rectangular waveform to substantially similar to the triangular waveform.
  • the processing circuit 112 configures the switching signal Sw, in the second stage S 2 , to have step waveform that rises step by step and then falls step by step so that the waveform of the switching signal Sw is approximate to the triangular waveform.
  • the triangular waveform can be generated by circuits with slower charge and discharge speeds, and thus the processing circuit 112 in this embodiment has lower design difficulty.
  • an area ratio of the triangular part to a rectangular 410 is equal to the duty cycle of the triangular waveform.
  • the rectangular 410 may have an area 10 times to that of the triangular part to achieve a 10% duty cycle.
  • the switching signal Sw provided by the control chip 110 may be a voltage signal that the waveform thereof can be rapidly changed, while the duty cycle of the PWM control signal Pm may remain the same and the backlight driving chip 120 simply determines whether to output the driving current Idr. Therefore, when the control chip 110 executes the driving method 300 , the display device 100 avoids the problem that the PWM control signal Pm cannot rapidly changes the waveform thereof, and thus is capable of providing constant equivalent brightness under variable refresh rate.

Abstract

A control chip configured to be coupled with a backlight driving chip and a display panel is provided. The control chip includes a storage element and a processing circuit. The storage element is configured to store a predetermined vertical refresh rate of the display panel. The processing circuit is coupled with the storage element, and is configured to provide a switching signal to the backlight driving chip so that the backlight driving chip enables a backlight module according to the switching signal. A frequency of the switching signal is equal to the predetermined vertical refresh rate. If the processing circuit has not received a vertical refresh starting pulse for more than a predetermined frame time corresponding to the predetermined vertical refresh rate, the processing circuit increases the frequency of the switching signal.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application claims priority to Taiwan Patent Application Serial Number 109100102, filed on Jan. 2, 2020, which is herein incorporated by reference in its entirety.
  • BACKGROUND Field of Invention
  • The present disclosure generally relates to a display device. More particularly, the present disclosure relates to a control chip capable of providing a constant brightness under variable refresh rate and related driving method.
  • Description of Related Art
  • LCD monitors that support variable refresh rate (VRR) often use high-brightness but short-duration strobe backlight to solve the problem of motion blur, and further constantly turn on the backlight at low brightness level, when refresh period extends, to ensure that user feels constant equivalent brightness. However, the above method requires rapidly switching the duty cycle of analog dimming control signals of the backlight module. Based on capacitor charge and discharge characteristics of the circuit, those control signals are hardly to be immediately changed to target waveforms. Therefore, backlight modules on the market cannot provide a constant equivalent brightness under the variable refresh rate.
  • SUMMARY
  • The disclosure provides a control chip configured to be coupled with a backlight driving chip and a display panel. The control chip includes a storage element and a processing circuit. The storage element is configured to store a predetermined vertical refresh rate of the display panel. The processing circuit is coupled with the storage element, and is configured to provide a switching signal to the backlight driving chip so that the backlight driving chip enables a backlight module according to the switching signal. A frequency of the switching signal is set according to the predetermined vertical refresh rate. If the processing circuit has not received a vertical refresh starting pulse for more than a predetermined frame time corresponding to the predetermined vertical refresh rate, the processing circuit increases the frequency of the switching signal.
  • The disclosure provides a display device including a display panel, a backlight driving chip coupled with the backlight module, and a control chip coupled with the display panel and the backlight driving chip. The control chip includes a storage element and a processing circuit. The storage element is configured to store a predetermined vertical refresh rate of the display panel. The processing circuit is coupled with the storage element, and is configured to provide a switching signal to the backlight driving chip so that the backlight driving chip enables the backlight module according to the switching signal. A frequency of the switching signal is set according to the predetermined vertical refresh rate. If the processing circuit has not received a vertical refresh starting pulse for more than a predetermined frame time corresponding to the predetermined vertical refresh rate, the processing circuit increases the frequency of the switching signal.
  • The disclosure provides a driving method suitable for a control chip configured to be coupled with a display panel and a backlight driving chip. The driving method includes the following operations: providing a switching signal to the backlight driving chip so that the backlight driving chip enables a backlight module according to the switching signal, and a frequency of the switching signal is set according to a predetermined vertical refresh rate of the display panel; determining whether a vertical refresh starting pulse has not been received for more than a predetermined frame time corresponding to the predetermined vertical refresh rate; and if the vertical refresh starting pulse has not been received for more than the predetermined frame time, increasing the frequency of the switching signal.
  • It is to be understood that both the foregoing general description and the following detailed description are by examples, and are intended to provide further explanation of the disclosure as claimed.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a simplified functional block diagram of a display device according to one embodiment of the present disclosure.
  • FIG. 2 is a waveform schematic diagram of a plurality of signals related to the display device of FIG. 1 according to one embodiment of the present disclosure.
  • FIG. 3 is a flowchart of a driving method according to one embodiment of the present disclosure.
  • FIG. 4 is a waveform schematic diagram of a plurality of signals related to the display device of FIG. 1 according to another embodiment of the present disclosure.
  • DETAILED DESCRIPTION
  • Reference will now be made in detail to the present embodiments of the disclosure, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
  • FIG. 1 is a simplified functional block diagram of a display device 100 according to one embodiment of the present disclosure. FIG. 2 is a waveform schematic diagram of a plurality of signals related to the display device 100 according to one embodiment of the present disclosure. Referring to FIGS. 1-2, the display device 100 comprises a control chip 110, a backlight driving chip 120, a backlight module 130, and a display panel 140. In this embodiment, the display device 100 supports variable refresh rate. Variable refresh rate means that the vertical refresh rate of displayed images may be non-constant. For the sake of brevity, other functional blocks of the display device 100 are not shown in FIG. 1.
  • The control chip 110 is coupled with the backlight driving chip 120 and the display panel 140, and comprises a processing circuit 112, an interface circuit 114, and a storage element 116. The storage element 116 stores a predetermined vertical refresh rate (e.g., 120 Hz or 144 Hz) of the display panel 140. In some embodiments, the predetermined vertical refresh rate is the maximum vertical refresh rate that the display panel 140 supports. The interface circuit 114 is configured to receive a display signal Ds from an external device (e.g., an independent graphic card or a CPU, not shown in FIG. 1), and is configured to obtain a vertical sync signal Vsync and a data signal Da from the display signal Ds. The processing circuit 112 is coupled with the interface circuit 114 and the storage element 116, and is configured to provide a pulse width modulation (PWM) control signal Pm and a switching signal Sw to the backlight driving chip 120. The processing circuit 112 adjusts, according to the vertical sync signal Vsync and the predetermined vertical refresh rate of the display panel 140, waveforms of the PWM control signal Pm and the switching signal Sw. Methods for adjusting those waveforms will be described in detail in the following paragraphs.
  • The processing circuit 112 is further configured to optimize the data signal Da. For example, the processing circuit 112 may adjust the image resolution, the image aspect ratio, and other image parameters carried by the data signal Da. The display panel 140 comprises a display driver 142 and a pixel array 144, and the display driver 142 is configured to drive, according to the optimized data signal Da′, the pixel array 144 to display images.
  • The backlight driving chip 120 is coupled with the backlight module 130, and is configured to provide a driving current Idr to enable the backlight module 130. The backlight driving chip 120 determines, according to the switching signal Sw, whether to provide the driving current Idr. The backlight driving chip 120 further determines, according to a duty cycle of the PWM control signal Pm, the value of the driving current Idr. In one embodiment, the duty cycle of the PWM control signal Pm is positively correlated to the value of the driving current Idr. The term duty cycle in this disclosure means that a ratio of the signal ON time (logical 1) to the signal period.
  • In practice, the processing circuit 112 can be realized by general purpose processors, digital signal processors (DSPs), application specific integrated circuits (ASICs), field programmable gate arrays (FPGAs), other programmable logic circuits, or combinations thereof. The interface circuit 114 can be realized by any suitable receiver circuit supporting the signal format of DisplayPort, HDMI and/or DVI. The storage element 116 may be a non-volatile memory, such as the read-only memory (ROM), the flash memory, or other suitable type of memory, but this disclosure is not limited thereto. The display panel 140 can be realized by the liquid crystal display panel. In some embodiments, the control chip 110 may be the scaler IC.
  • FIG. 3 is a flowchart of a driving method 300 according to one embodiment of the present disclosure. The control chip 110 may execute the driving method 300 to adaptively determines, according to the vertical refresh rate currently being applied, the frequency that the backlight module 130 being switched on and off (herein after referred to as “switching frequency of the backlight module 130”). Referring to FIGS. 1 and 3, in operation S302, when the processing circuit 112 receives a vertical refresh starting pulse Ptv of the vertical sync signal Vsync, the processing circuit 112 provides the switching signal Sw to the backlight driving chip 120. In this situation, the frequency of the switching signal Sw is set according to the predetermined vertical refresh rate stored in the storage element 116. For example, the frequency of the switching signal Sw can be set to equal to the predetermined vertical refresh rate of the display panel 140. In other words, the time length of the first stage S1 of each frame (i.e., one period of the switching signal Sw) is equal to the reciprocal of the predetermined vertical refresh rate. For example, if the predetermined vertical refresh rate is 120 Hz, the first stage S1 has 8.33 microseconds (ρs).
  • As shown in FIG. 2, when the switching signal Sw has a logic high level (e.g., a high voltage), the backlight driving chip 120 outputs the driving current Idr to enable the backlight module 130. On the contrary, when the switching signal Sw has a logic low level (e.g., a low voltage), the backlight driving chip 120 disables the backlight module 130. In this embodiment, the switching signal Sw may have a rather low duty cycle (e.g., 10%) to realize strobe backlight, but this disclosure is not limited thereto.
  • In operation S304, the processing circuit 112 provides the PWM control signal Pm to the backlight driving chip 120, thereby controlling the value of the driving current Idr by the duty cycle of the PWM control signal Pm. In some embodiments, the processing circuit 112 determines the duty cycle of the PWM control signal Pm, according to a brightness parameter specified by an user by using an external input interface (not shown), to adjust the brightness of the backlight module 130.
  • In operation S306, the processing circuit 112 determines whether the processing circuit 112 has not received the vertical refresh starting pulse Ptv for more than a predetermined frame time corresponding to the predetermined vertical refresh rate. For example, if the predetermined vertical refresh rate is 120 Hz, the predetermined frame time is 8.33 μs. In other words, the processing circuit 112 in this embodiment determines whether has not received the vertical refresh starting pulse Ptv for more than the time length of the first stage S1. If the vertical refresh starting pulse Ptv has not been received in the predetermined frame time, the processing circuit 112 then conduct operation S308 to adaptively adjust, in response to the decreased vertical refresh rate, the switching frequency of the backlight module 130. On the contrary, the processing circuit 112 may repeatedly conduct operation S302.
  • In operation S308, the processing circuit 112 increases the frequency of the switching signal Sw, and may keep the duty cycle of the switching signal Sw unchanged. Therefore, if a frame has a second stage S2 which results from the decreased vertical refresh rate and follows the first stage S1, the user will feel substantially the same equivalent brightness in the first stage S1 and the second stage S2, which is because the switching signal Sw has the same duty cycle (e.g., remaining in 10%) in both of the first stage S1 and the second stage S2.
  • In some embodiments, when the processing circuit 112 increases the frequency of the switching signal Sw, the processing circuit 112 may keep the duty cycle of the PWM control signal Pm unchanged.
  • In operation S310, the processing circuit 112 determines whether the vertical refresh starting pulse Ptv is received after the frequency of the switching signal Sw is increased. If the vertical refresh starting pulse Ptv is received after the frequency of the switching signal Sw is increased, the processing circuit 112 then conducts operation S312. On the contrary, the processing circuit 112 may repeatedly conduct operation S310.
  • In operation S312, the processing circuit 112 switches the frequency of the switching signal Sw back to according to the predetermined vertical refresh rate. For example, the processing circuit 112 can switch the frequency of the switching signal Sw back to equal to the predetermined vertical refresh rate. That is, the processing circuit 112 may interrupt the waveform that the switching signal Sw currently have and then configure the switching signal Sw to have a waveform the same as that of in the first stage S1. Then, the processing circuit 112 may conduct operation S302 again.
  • In some embodiments, the storage element 116 stores a predetermined horizontal refresh rate of the display panel 140. The predetermined horizontal refresh rate means that a predetermined refresh rate for a row of pixels in the display panel 140. For example, if the display panel 140 has a resolution of 2000×1144 (a resolution of 1920×1080 for the active area) and the predetermined vertical refresh rate of 120 Hz, the predetermined horizontal refresh rate of the display panel 140 may be calculate by Formula 1. In this case, the frequency of the switching signal Sw is increased to a value smaller than or equal to the predetermined horizontal refresh rate of the display panel 140.

  • Predetermined horizontal refresh rate=120×1144 Hz  (Formula 1)
  • In the second stage S2, when the switching signal Sw has higher frequency, the last period of the switching signal Sw has less part going to be cut off. As a result, the user feels more constant equivalent brightness in the first stage S1 and the second stage S2.
  • In practice, to achieve variable vertical refresh rate, the horizontal refresh rate of the display panel 140 is set to be constant, while the time length of a frame may be extended in units of the refresh time for one row (i.e., the reciprocal of the predetermined horizontal refresh rate). Therefore, in some embodiments, the time interval between two successive vertical refresh starting pulses Ptv (e.g., the first stage S1 of the (N−1)-th frame, or the first stage S1 and the second stage S2 of the N-th frame) is configured as an integer multiple of the reciprocal of the predetermined horizontal refresh rate. As a result, if the frequency of the switching signal Sw is increased, in the second stage S2, to equal to the predetermined horizontal refresh rate, the time interval between two successive vertical refresh starting pulses Ptv will be an integer multiple of the period of the switching signal Sw, and thus the last period of the switching signal Sw, in the second stage S2, will not be cut off.
  • FIG. 4 is a waveform schematic diagram of a plurality of signals related to the display device 100 according to another embodiment of the present disclosure. In this embodiment, when the control chip 110 conducts operation S308, the processing circuit 112 switches the switching signal Sw from the rectangular waveform to substantially similar to the triangular waveform. In specific, the processing circuit 112 configures the switching signal Sw, in the second stage S2, to have step waveform that rises step by step and then falls step by step so that the waveform of the switching signal Sw is approximate to the triangular waveform. In contrast with the rectangular waveform, the triangular waveform can be generated by circuits with slower charge and discharge speeds, and thus the processing circuit 112 in this embodiment has lower design difficulty. In addition, in the aforesaid embodiments that use triangular waveform to achieve equivalent average brightness, an area ratio of the triangular part to a rectangular 410, formed by the period of the triangular waveform, is equal to the duty cycle of the triangular waveform. For example, the rectangular 410 may have an area 10 times to that of the triangular part to achieve a 10% duty cycle.
  • As can be appreciated from the foregoing descriptions, the switching signal Sw provided by the control chip 110 may be a voltage signal that the waveform thereof can be rapidly changed, while the duty cycle of the PWM control signal Pm may remain the same and the backlight driving chip 120 simply determines whether to output the driving current Idr. Therefore, when the control chip 110 executes the driving method 300, the display device 100 avoids the problem that the PWM control signal Pm cannot rapidly changes the waveform thereof, and thus is capable of providing constant equivalent brightness under variable refresh rate.
  • Certain terms are used throughout the description and the claims to refer to particular components. One skilled in the art appreciates that a component may be referred to as different names. This disclosure does not intend to distinguish between components that differ in name but not in function. In the description and in the claims, the term “comprise” is used in an open-ended fashion, and thus should be interpreted to mean “include, but not limited to.” The term “couple” is intended to compass any indirect or direct connection. Accordingly, if this disclosure mentioned that a first device is coupled with a second device, it means that the first device may be directly or indirectly connected to the second device through electrical connections, wireless communications, optical communications, or other signal connections with/without other intermediate devices or connection means.
  • The term “and/or” may comprise any and all combinations of one or more of the associated listed items. In addition, the singular forms “a,” “an,” and “the” herein are intended to comprise the plural forms as well, unless the context clearly indicates otherwise.
  • Other embodiments of the invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.

Claims (20)

What is claimed is:
1. A control chip, configured to be coupled with a backlight driving chip and a display panel, the control chip comprising:
a storage element, configured to store a predetermined vertical refresh rate of the display panel; and
a processing circuit, coupled with the storage element, configured to provide a switching signal to the backlight driving chip so that the backlight driving chip enables a backlight module according to the switching signal, wherein a frequency of the switching signal is set according to the predetermined vertical refresh rate,
wherein if the processing circuit has not received a vertical refresh starting pulse for more than a predetermined frame time corresponding to the predetermined vertical refresh rate, the processing circuit increases the frequency of the switching signal.
2. The control chip of claim 1, wherein when the processing circuit increases the frequency of the switching signal, the processing circuit keeps a duty cycle of the switching signal unchanged.
3. The control chip of claim 1, wherein the processing circuit is further configured to provide a control signal to the backlight driving chip so that the backlight driving chip determines, according to a duty cycle of the control signal, a brightness of the backlight module, and when the processing circuit increases the frequency of the switching signal, the processing circuit keeps the duty cycle of the control signal unchanged.
4. The control chip of claim 1, wherein the processing circuit increases the frequency of the switching signal to a value smaller than or equal to a predetermined horizontal refresh rate of the display panel.
5. The control chip of claim 1, wherein if the processing circuit has not received the vertical refresh starting pulse for more than the predetermined frame time, the processing circuit sets the switching signal to substantially have a triangular waveform.
6. The control chip of claim 1, wherein if the processing circuit has not received the vertical refresh starting pulse for more than the predetermined frame time, the processing circuit sets the switching signal to have a step waveform similar to the triangular waveform.
7. The control chip of claim 1, wherein if the processing circuit receives the vertical refresh starting pulse after the frequency of the switching signal is increased, the processing circuit switches the frequency of the switching signal back to according to the predetermined vertical refresh rate.
8. A display device, comprising:
a display panel;
a backlight module;
a backlight driving chip, coupled with the backlight module; and
a control chip, coupled with the display panel and the backlight driving chip, and comprising:
a storage element, configured to store a predetermined vertical refresh rate of the display panel; and
a processing circuit, coupled with the storage element, configured to provide a switching signal to the backlight driving chip so that the backlight driving chip enables the backlight module according to the switching signal, wherein a frequency of the switching signal is set according to the predetermined vertical refresh rate,
wherein if the processing circuit has not received a vertical refresh starting pulse for more than a predetermined frame time corresponding to the predetermined vertical refresh rate, the processing circuit increases the frequency of the switching signal.
9. The display device of claim 8, wherein when the processing circuit increases the frequency of the switching signal, the processing circuit keeps a duty cycle of the switching signal unchanged.
10. The display device of claim 8, wherein the processing circuit is further configured to provide a control signal to the backlight driving chip so that the backlight driving chip determines, according to a duty cycle of the control signal, a brightness of the backlight module, and when the processing circuit increases the frequency of the switching signal, the processing circuit keeps the duty cycle of the control signal unchanged.
11. The display device of claim 8, wherein the processing circuit increases the frequency of the switching signal to a value smaller than or equal to a predetermined horizontal refresh rate of the display panel.
12. The display device of claim 8, wherein if the processing circuit has not received the vertical refresh starting pulse for more than the predetermined frame time, the processing circuit sets the switching signal to substantially have a triangular waveform.
13. The display device of claim 8, wherein if the processing circuit has not received the vertical refresh starting pulse for more than the predetermined frame time, the processing circuit sets the switching signal to have a step waveform similar to the triangular waveform.
14. The display device of claim 8, wherein if the processing circuit receives the vertical refresh starting pulse after the frequency of the switching signal is increased, the processing circuit switches the frequency of the switching signal back to according to the predetermined vertical refresh rate.
15. A driving method, suitable for a control chip configured to be coupled with a display panel and a backlight driving chip, the driving method comprising:
providing a switching signal to the backlight driving chip so that the backlight driving chip enables a backlight module according to the switching signal, wherein a frequency of the switching signal is set according to a predetermined vertical refresh rate of the display panel;
determining whether a vertical refresh starting pulse has not been received for more than a predetermined frame time corresponding to the predetermined vertical refresh rate; and
if the vertical refresh starting pulse has not been received for more than the predetermined frame time, increasing the frequency of the switching signal.
16. The driving method of claim 15, wherein when the frequency of the switching signal is increased, a duty cycle of the switching signal is kept unchanged.
17. The driving method of claim 15, further comprising:
providing a control signal to the backlight driving chip so that the backlight driving chip determines, according to a duty cycle of the control signal, a brightness of the backlight module,
wherein when the frequency of the switching signal is increased, the duty cycle of the control signal is kept unchanged.
18. The driving method of claim 15, wherein the frequency of the switching signal is increased to a value smaller than or equal to a predetermined horizontal refresh rate of the display panel.
19. The driving method of claim 15, wherein if the vertical refresh starting pulse has not been received for more than the predetermined frame time, the switching signal is set to substantially have a triangular waveform.
20. The driving method of claim 15, further comprising:
determining whether the vertical refresh starting pulse is received after the frequency of the switching signal is increased; and
if the vertical refresh starting pulse is received after the frequency of the switching signal is increased, switching the frequency of the switching signal back to according to the predetermined vertical refresh rate.
US17/136,210 2020-01-02 2020-12-29 Control chip for use in variable refresh rate and related display device and driving method Active 2041-01-14 US11335288B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW109100102A TWI727593B (en) 2020-01-02 2020-01-02 Control chip for use in variable refresh rate and related driving method
TW109100102 2020-01-02

Publications (2)

Publication Number Publication Date
US20210210037A1 true US20210210037A1 (en) 2021-07-08
US11335288B2 US11335288B2 (en) 2022-05-17

Family

ID=76655594

Family Applications (1)

Application Number Title Priority Date Filing Date
US17/136,210 Active 2041-01-14 US11335288B2 (en) 2020-01-02 2020-12-29 Control chip for use in variable refresh rate and related display device and driving method

Country Status (2)

Country Link
US (1) US11335288B2 (en)
TW (1) TWI727593B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115083357A (en) * 2022-06-14 2022-09-20 惠科股份有限公司 Backlight module brightness refreshing method and display device

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI744089B (en) 2020-11-11 2021-10-21 瑞昱半導體股份有限公司 Display backlight control method
TWI768828B (en) 2021-04-14 2022-06-21 瑞昱半導體股份有限公司 Display device and displaying method
TWI789005B (en) 2021-09-10 2023-01-01 瑞昱半導體股份有限公司 Display control circuit and backlight control method thereof having dynamic backlight adjusting mechanism

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7692642B2 (en) * 2004-12-30 2010-04-06 Intel Corporation Method and apparatus for controlling display refresh
KR101253271B1 (en) * 2006-08-03 2013-04-10 삼성디스플레이 주식회사 Display device and display device testing system and method for testing display device using the same
KR101501481B1 (en) * 2008-12-24 2015-03-30 삼성디스플레이 주식회사 Display apparatus, backlight unit and driving method of the display apparatus
JP5081208B2 (en) * 2009-08-07 2012-11-28 シャープ株式会社 Liquid crystal display
KR101325314B1 (en) * 2009-12-11 2013-11-08 엘지디스플레이 주식회사 Liquid crystal display
EP2943948B1 (en) * 2013-01-14 2020-07-29 Apple Inc. Low power display device with variable refresh rate
US9773460B2 (en) * 2013-10-18 2017-09-26 Nvidia Corporation System, method, and computer program product for combining low motion blur and variable refresh rate in a display
KR102583828B1 (en) * 2018-09-19 2023-10-04 삼성디스플레이 주식회사 Liquid crystal display apparatus and method of driving the same
KR102545078B1 (en) * 2018-10-01 2023-06-19 삼성전자주식회사 Display apparatus, method for controlling thereof and system
CN109920040B (en) * 2019-03-01 2023-10-27 京东方科技集团股份有限公司 Display scene processing method and device and storage medium

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115083357A (en) * 2022-06-14 2022-09-20 惠科股份有限公司 Backlight module brightness refreshing method and display device

Also Published As

Publication number Publication date
TW202127430A (en) 2021-07-16
US11335288B2 (en) 2022-05-17
TWI727593B (en) 2021-05-11

Similar Documents

Publication Publication Date Title
US11335288B2 (en) Control chip for use in variable refresh rate and related display device and driving method
US8384652B2 (en) Liquid crystal display
CN110114818B (en) Display driving method, driving device and display device
EP1376528B1 (en) Image display and displaying method
US20200051484A1 (en) Backlight device and display device provided with same
WO1998027538A1 (en) Display system with modulation of an electrode voltage to alter state of the electro-optic layer
US11043171B2 (en) Anti-flicker and motion-blur improvement method and display device thereof
US11501704B2 (en) Method for sending driving data of backlight source, control circuit and display device
US10770023B2 (en) Dynamic overdrive for liquid crystal displays
US11289045B2 (en) Display rescan
US20080198181A1 (en) Video display method and apparatus
EP3438961B1 (en) Image display method and display system capable of avoiding an image flickering effect
CN110930952A (en) Liquid crystal display device
US20140191936A1 (en) Driving Module and Driving Method
CN112735313B (en) Display panel and electronic device
US11705077B2 (en) Control method and control device
CN111341278A (en) Overdrive processing method and overdrive device for image data
US11380271B2 (en) Backlight driving method, display driving method, drive device and display device
JP2008533519A (en) Backlit LCD display device and driving method thereof
CN112908242B (en) Driving method and driving device of display panel and display device
CN113096609B (en) Control chip applied to dynamic update rate and related driving method
US20130257706A1 (en) Backlight driving circuit and method
JP2011075800A (en) Liquid crystal display device
WO1998027537A1 (en) Display system which applies reference voltage to pixel electrodes before display of new image
JP2008051912A (en) Liquid crystal display

Legal Events

Date Code Title Description
AS Assignment

Owner name: REALTEK SEMICONDUCTOR CORPORATION, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, LI-ANG;REEL/FRAME:054762/0652

Effective date: 20201223

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE