US20210202524A1 - Semiconductor memory device - Google Patents
Semiconductor memory device Download PDFInfo
- Publication number
- US20210202524A1 US20210202524A1 US17/201,252 US202117201252A US2021202524A1 US 20210202524 A1 US20210202524 A1 US 20210202524A1 US 202117201252 A US202117201252 A US 202117201252A US 2021202524 A1 US2021202524 A1 US 2021202524A1
- Authority
- US
- United States
- Prior art keywords
- members
- insulating
- region
- semiconductor
- columnar
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 56
- 238000003860 storage Methods 0.000 claims abstract description 16
- 230000005641 tunneling Effects 0.000 claims description 8
- 239000010410 layer Substances 0.000 description 25
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 20
- 229910052710 silicon Inorganic materials 0.000 description 20
- 239000010703 silicon Substances 0.000 description 20
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 19
- 229910052814 silicon oxide Inorganic materials 0.000 description 19
- 239000011229 interlayer Substances 0.000 description 11
- 239000000758 substrate Substances 0.000 description 9
- 230000010354 integration Effects 0.000 description 7
- 230000000052 comparative effect Effects 0.000 description 6
- 230000006870 function Effects 0.000 description 6
- 238000000034 method Methods 0.000 description 6
- 238000005530 etching Methods 0.000 description 5
- 239000011810 insulating material Substances 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 239000004020 conductor Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000000903 blocking effect Effects 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 230000014509 gene expression Effects 0.000 description 1
- 230000005484 gravity Effects 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
-
- H01L27/11582—
-
- H01L27/11565—
-
- H01L27/1157—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/10—EEPROM devices comprising charge-trapping gate insulators characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
- H10B43/35—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
Definitions
- Embodiments relate to a semiconductor memory device.
- a three-dimensional semiconductor memory device has been developed in recent years.
- a stacked body in which multiple electrode films are stacked is provided on a substrate; multiple semiconductor members that pierce the stacked body are provided; and memory cell transistors are formed at the crossing portions between the electrode films and the semiconductor members.
- memory cell transistors are formed at the crossing portions between the electrode films and the semiconductor members.
- even higher integration of the memory cell transistors is desirable.
- FIG. 1 is a plan view showing a semiconductor memory device according to a first embodiment
- FIG. 2 is a plan view showing region A of FIG. 1 ;
- FIG. 3 is a plan view showing region B of FIG. 1 ;
- FIG. 4 is a cross-sectional view corresponding to region C of FIG. 3 ;
- FIG. 5A is a cross-sectional view along line D-D′ shown in FIG. 4 ; and FIG. 5B is a cross-sectional view along line E-E′ shown in FIG. 4 ;
- FIG. 6 is a plan view showing a semiconductor memory device according to a comparative example
- FIG. 7 is a plan view showing region B of FIG. 6 ;
- FIG. 8 is a plan view showing a semiconductor memory device according to a second embodiment
- FIG. 9 is a plan view showing region B of FIG. 8 ;
- FIG. 10 is a plan view showing a semiconductor memory device according to a third embodiment.
- FIG. 11 is a plan view showing region B of FIG. 10 ;
- FIG. 12 is a plan view showing a semiconductor memory device according to a fourth embodiment.
- FIG. 13 is a plan view showing region B of FIG. 12 .
- a semiconductor memory device includes a plurality of first structure bodies and a plurality of second structure bodies.
- the plurality of first structure bodies and the plurality of second structure bodies are arranged alternately along a first direction.
- the first structure body includes a plurality of electrode films arranged to be separated from each other along a second direction crossing the first direction.
- the second structure body includes a plurality of columnar members, a plurality of first insulating members, and a plurality of second insulating members.
- the columnar member includes a semiconductor member and a charge storage member.
- the semiconductor member extends in the second direction.
- the charge storage member is provided between the semiconductor member and the electrode film.
- the plurality of second insulating members are arranged along a third direction crossing the first direction and the second direction.
- Lengths in the first direction of the plurality of second insulating members are longer than lengths in the first direction of the plurality of first insulating members. Positions of the second insulating members in the third direction are different from each other between the second structure bodies adjacent to each other in the first direction.
- the columnar members and the first insulating members are arranged alternately between the second insulating members.
- FIG. 1 is a plan view showing a semiconductor memory device according to the embodiment.
- FIG. 2 is a plan view showing region A of FIG. 1 .
- FIG. 3 is a plan view showing region B of FIG. 1 .
- FIG. 4 is a cross-sectional view corresponding to region C of FIG. 3 .
- FIG. 5A is a cross-sectional view along line D-D′ shown in FIG. 4 ; and FIG. 5B is a cross-sectional view along line E-E′ shown in FIG. 4 .
- a silicon substrate 10 that is made of single-crystal silicon (Si) is provided in the semiconductor memory device 1 according to the embodiment.
- An impurity diffusion layer (not illustrated), STI (Shallow Trench Isolation (an element-separating insulating film)) (not illustrated), etc., are formed at the upper layer portion of the silicon substrate 10 .
- An inter-layer insulating film 11 is provided on the silicon substrate 10 .
- a gate electrode 12 , a contact 13 , an interconnect 14 , a via 15 , etc., are provided inside the inter-layer insulating film 11 .
- a control circuit 17 is formed inside the upper layer portion of the silicon substrate 10 and the inter-layer insulating film 11 .
- a source electrode film 19 is provided as a conductive body on the inter-layer insulating film 11 .
- a stacked body 20 is provided on the source electrode film 19 .
- An inter-layer insulating film 29 is provided on the stacked body 20 .
- an XYZ orthogonal coordinate system is employed for convenience of description.
- the arrangement direction of the silicon substrate 10 , the inter-layer insulating film 11 , the source electrode film 19 , and the stacked body 20 is taken as a “Z-direction.”
- a direction that is in the Z-direction from the silicon substrate 10 toward the stacked body 20 also is called “up” and the reverse direction also is called “down,” these expressions are for convenience and are independent of the direction of gravity.
- two mutually-orthogonal directions orthogonal to the Z-direction are taken as an “X-direction” and a “Y-direction.”
- memory cell regions 22 and replace regions 23 are set in the stacked body 20 .
- the memory cell regions 22 and the replace regions 23 are arranged alternately along the X-direction.
- Memory cell structure bodies 24 and word line structure bodies 25 are arranged alternately along the Y-direction over the entirety including the memory cell regions 22 and the replace regions 23 arranged along the X-direction.
- the memory cell structure body 24 and the word line structure body 25 each are structure bodies extending in the X-direction over the entire stacked body 20 .
- the internal structures of the memory cell structure body 24 and the word line structure body 25 are described below.
- a columnar member 30 , an insulating member 31 , and an insulating member 32 are provided in each of the memory cell structure bodies 24 .
- the configuration of the columnar member 30 is a columnar configuration having the central axis extending in the Z-direction and is, for example, a substantially circular column or an elliptical column.
- the major-diameter direction of the elliptical column is the Y-direction; and the minor-diameter direction is the X-direction.
- the internal structure of the columnar member 30 is described below.
- the configuration of the insulating member 31 is, for example, a substantially rectangular parallelepiped extending in the Z-direction.
- the insulating member 31 is formed of an insulating material such as silicon oxide (SiO), etc.
- the configuration of the insulating member 32 is a substantially elliptical column or an oval column in which the central axis extends in the Z-direction, the major-diameter direction is the X-direction, and the minor-diameter direction is the Y-direction.
- the insulating member 32 is formed of, for example, an insulating material such as silicon oxide, etc.
- the columnar members 30 and the insulating members 31 are arranged alternately and periodically along the X-direction in the memory cell region 22 .
- the arrangement period of the columnar members 30 along the X-direction in the memory cell region 22 is taken as Da.
- the positions in the X-direction of the columnar members 30 are shifted from each other between the mutually-adjacent memory cell structure bodies 24 ; and the positions in the X-direction of the columnar members 30 are the same between every other memory cell structure body 24 . Therefore, the columnar members 30 are arranged in a staggered configuration when viewed from the Z-direction.
- the insulating member 31 is provided between the first columnar member 30 and the second columnar member 30 .
- a third columnar member 30 that is provided in the second memory cell structure body 24 is positioned between the first columnar member 30 and the second columnar member 30 in the X-direction and is provided at a different position in the Y-direction.
- the insulating member 32 is disposed in the replace region 23 .
- the replace region 23 in which the insulating member 32 is disposed and the replace region 23 in which the insulating member 32 is not disposed are arranged alternately in the X-direction. Therefore, in each of the memory cell structure bodies 24 , the multiple insulating members 32 are arranged periodically along the X-direction; and the arrangement period of the multiple insulating members 32 is 2 times the arrangement period of the replace regions 23 .
- each of the memory cell structure bodies 24 one insulating member 32 is provided in every other replace region 23 .
- the insulating member 32 contacts the insulating members 31 disposed on the two X-direction sides.
- the columnar members 30 and the insulating members 31 are arranged alternately along the X-direction between the insulating members 32 adjacent to each other in the X-direction.
- the replace region 23 in which the insulating member 32 is disposed and the replace region 23 in which the insulating member 32 is not disposed are adjacent to each other in the Y-direction between the mutually-adjacent memory cell structure bodies 24 . Therefore, in one replace region 23 , the insulating member 32 is provided in every other memory cell structure body 24 in the Y-direction.
- the minor diameter, i.e., a length L 2 in the Y-direction, of the insulating member 32 is greater than the width, i.e., a length L 1 in the Y-direction, of the insulating member 31 .
- each of the memory cell structure bodies 24 the portion that is positioned at the memory cell region 22 is taken as a “portion 24 a .”
- the portion that is positioned at the replace region 23 in which the insulating member 32 is disposed is taken as a “portion 24 b ;” and the portion that is positioned at the replace region 23 in which the insulating member 32 is not disposed is taken as a “portion 24 c.”
- the portion 24 b and the portion 24 c are arranged alternately along the X-direction; and the portion 24 a is disposed between the portion 24 b and the portion 24 c .
- the portion 24 b and the portion 24 c are arranged alternately over the multiple memory cell structure bodies 24 arranged along the Y-direction. In other words, in both the X-direction and the Y-direction, the portion 24 b is disposed between the portions 24 c ; and the portion 24 c is disposed between the portions 24 b.
- the arrangement period of the columnar members 30 in the portion 24 a is Da.
- the arrangement period of the columnar members 30 refers to the arrangement period in the X-direction of the centers of the columnar members 30 when viewed from the Z-direction.
- thirty-two columnar members 30 are arranged in each portion 24 a .
- a distance Db between the centers of the columnar members 30 sandwiching the insulating member 32 in the portion 24 b is longer than the arrangement period Da.
- a distance Dc between the centers of the columnar members 30 in the portion 24 c also is longer than the arrangement period Da. Therefore, the arrangement density of the columnar members 30 in the replace region 23 is lower than the arrangement density of the columnar members 30 in the memory cell region 22 .
- the arrangement of the columnar members 30 in one memory cell region 22 is shifted by half a period with respect to the arrangements of the columnar members 30 in other memory cell regions 22 adjacent to each other in the X-direction with the one memory cell region 22 and the replace regions 23 interposed.
- the distances Db and Dc may fluctuate due to the error of the processes, etc.; but the distances Db and Dc each are greater than 3 times but less than 4 times the arrangement period Da. In other words, 3 Da ⁇ Db ⁇ 4 Da; and 3 Da ⁇ Dc ⁇ 4 Da.
- the ellipses drawn by the double dot-dash lines illustrate the regions where the columnar members 30 would be positioned if the columnar members 30 were arranged at the period Da; actually, the columnar members 30 are not disposed at these positions.
- the columnar members 30 that are actually disposed are illustrated by the solid-line ellipses. This is similar for similar drawings described below as well.
- electrode films 35 and insulating films 36 are stacked alternately along the Z-direction.
- the electrode film 35 is made from a conductive material such as tungsten (W), etc.
- the insulating film 36 is made of an insulating material such as silicon oxide, etc.
- a core member 41 , a silicon pillar 42 , a tunneling insulating film 43 , a charge storage film 44 , and a silicon oxide layer 45 are provided in this order from the central axis toward the outside.
- the configuration of the core member 41 is substantially a column in which the central axis extends in the Z-direction.
- the configurations of the silicon pillar 42 , the tunneling insulating film 43 , the charge storage film 44 , and the silicon oxide layer 45 are substantially tubes in which the central axes extend in the Z-direction.
- the charge storage film 44 is disposed between the electrode film 35 and at least the tunneling insulating film 43 .
- the silicon oxide layer 45 is disposed between the charge storage film 44 and the electrode film 35 .
- the core member 41 is formed of an insulating material and is formed of, for example, silicon oxide.
- the silicon pillar 42 is formed of silicon that is a semiconductor material.
- the lower end of the silicon pillar 42 is connected to the source electrode film 19 ; and the upper end of the silicon pillar 42 is connected to a bit line 49 via a plug 48 .
- the bit line 49 is provided in the memory cell region 22 and extends in the Y-direction.
- the plug 48 and the bit line 49 are provided inside the inter-layer insulating film 29 .
- the tunneling insulating film 43 is a film in which a tunneling current flows when a prescribed voltage within the range of the drive voltage of the semiconductor memory device 1 is applied and is, for example, an ONO film in which a silicon oxide layer, a silicon nitride layer, and a silicon oxide layer are stacked in this order.
- the charge storage film 44 is a film that can store charge, is formed of an insulating material that has trap sites of, for example, electrons, and is made of, for example, silicon nitride (SiN).
- the silicon oxide layer 45 is made of silicon oxide.
- a high dielectric constant layer 46 is provided at the periphery of the columnar member 30 .
- the high dielectric constant layer 46 is formed of a high dielectric constant material having a dielectric constant that is higher than the dielectric constant of silicon oxide and is formed of, for example, aluminum oxide or hafnium oxide.
- the high dielectric constant layer 46 is provided on the upper surface of the electrode film 35 , on the lower surface of the electrode film 35 , on the side surface of the electrode film 35 facing the columnar member 30 , and on the side surface of the electrode film 35 facing the insulating member 31 , and is not provided on the side surface of the electrode film 35 facing the insulating member 32 .
- the high dielectric constant layer 46 is disposed on the side surface of the silicon oxide layer 45 and on the side surface of the insulating member 31 but is not disposed on the side surface of the insulating member 32 .
- the high dielectric constant layer 46 contacts the silicon oxide layer 45 , the electrode film 35 , and the insulating member 31 .
- a blocking insulating film 47 is formed of the silicon oxide layer 45 and the high dielectric constant layer 46 .
- the blocking insulating film 47 is a film in which a current substantially does not flow even when a voltage within the range of the drive voltage of the semiconductor memory device 1 is applied.
- one or multiple electrode films 35 from the top function as an upper select gate line; and an upper select gate transistor is configured at each crossing portion between the upper select gate line and the silicon pillars 42 .
- one or multiple electrode films 35 from the bottom function as a lower select gate line; and a lower select gate transistor is configured at each crossing portion between the lower select gate line and the silicon pillars 42 .
- the electrode films 35 other than the upper select gate line and the lower select gate line function as word lines; and a memory cell transistor is configured at each crossing portion between the word lines and the silicon pillars 42 .
- the silicon pillar 42 functions as a channel; the electrode film 35 functions as a gate; and the charge storage film 44 functions as a charge storage member.
- a NAND string is formed by the multiple memory cell transistors being connected in series along each of the silicon pillars 42 and by the upper select gate transistor and the lower select gate transistor being connected at the two ends of the multiple memory cell transistors.
- impurity diffusion layers are formed in the upper layer portion of the silicon substrate 10 ; and the inter-layer insulating film 11 is formed while forming the gate electrode 12 , the contact 13 , the interconnect 14 , the via 15 , etc.
- the control circuit 17 is formed inside the upper layer portion of the silicon substrate 10 and the inter-layer insulating film 11 .
- the source electrode film 19 is formed on the inter-layer insulating film 11 .
- the stacked body 20 is formed by stacking the insulating films 36 made of silicon oxide and sacrificial films (not illustrated) made of silicon nitride. Then, for example, a trench 91 that extends in the X-direction is formed in the stacked body 20 by performing anisotropic etching such as RIE (Reactive Ion Etching), etc. Then, the insulating member 31 is formed by filling silicon oxide into the trench 91 . Then, in the memory cell region 22 , memory holes 92 are formed by anisotropic etching to divide the insulating member 31 . The memory holes 92 reach the source electrode film 19 . The memory holes 92 are not formed in the X-direction central portion of the replace region 23 .
- the columnar members 30 are formed by stacking the silicon oxide layer 45 , the charge storage film 44 , the tunneling insulating film 43 , the silicon pillar 42 , and the core member 41 on the inner surfaces of the memory holes 92 .
- through-holes 93 are formed to divide the insulating member 31 in the replace regions 23 .
- the through-holes 93 reach the source electrode film 19 .
- the through-holes 93 are not formed in the memory cell region 22 .
- the sacrificial films are removed via the through-holes 93 by performing isotropic etching. Thereby, a continuous space 94 is formed from the through-holes 93 inside the stacked body 20 .
- the insulating film 36 , the silicon oxide layer 45 of the columnar member 30 , and the insulating member 31 are exposed at the inner surface of the space 94 .
- the high dielectric constant layer 46 is formed on the inner surface of the space 94 by depositing a high dielectric constant material via the through-holes 93 . Then, the electrode film 35 is formed inside the space 94 by depositing a conductive material such as tungsten, etc., via the through-holes 93 . Then, the conductive material and the high dielectric constant material that are inside the through-holes 93 are removed. Then, the insulating members 32 are formed by filling silicon oxide into the through-holes 93 .
- the inter-layer insulating film 29 , the plugs 48 , and the bit lines 49 are formed on the stacked body 20 .
- the semiconductor memory device 1 according to the embodiment is manufactured.
- processes in which deep etching of the stacked body including the electrode films 35 is performed can be avoided by setting the replace regions 23 and by replacing the sacrificial films with the electrode films 35 via the through-holes 93 .
- the semiconductor memory device 1 can be manufactured easily.
- the columnar members 30 cannot be formed; and the memory cell transistors are not formed.
- the arrangements of the columnar members 30 are shifted by half a period between the mutually-adjacent memory cell regions 22 .
- the distance Db between the centers of the columnar members 30 in the portion 24 b of the memory cell structure body 24 is set to 3.5 Da; and the distance Dc between the centers of the columnar members 30 in the portion 24 c is set to 3.5 Da. Therefore, the decrease of the memory cell transistors due to providing the replace regions 23 can be suppressed. As a result, the semiconductor memory device 1 that has high integration of the memory cell transistors can be realized.
- FIG. 6 is a plan view showing a semiconductor memory device according to the comparative example.
- FIG. 7 is a plan view showing region B of FIG. 6 .
- the integration density of the memory cell transistors is low in the semiconductor memory device 101 according to the comparative example.
- FIG. 8 is a plan view showing a semiconductor memory device according to the embodiment.
- FIG. 9 is a plan view showing region B of FIG. 8 .
- the arrangements of the columnar members 30 have a mirror-image relationship with respect to the imaginary YZ plane between the memory cell regions 22 adjacent to each other in the X-direction.
- the replace region 23 three columnar members 30 are removed in the portion 24 b in which the insulating member 32 is disposed; and two columnar members 30 are removed in the portion 24 c in which the insulating member 32 is not disposed.
- the distance Db between the centers of the columnar members 30 in the portion 24 b is 4 times the arrangement period Da
- the distances Db and Dc may fluctuate due to the error of the processes, etc.; but the distance Db is greater than 3.5 times but less than 4.5 times the arrangement period Da; and the distance Dc is greater than 2.5 times but less than 3.5 times the arrangement period Da. In other words, 3.5 Da ⁇ Db ⁇ 4.5 Da; and 2.5 Da ⁇ Dc ⁇ 3.5 Da.
- the semiconductor memory device 2 the integration of the memory cell transistors can be increased. Otherwise, the configuration, the manufacturing method, and the effects of the embodiment are similar to those of the first embodiment described above.
- FIG. 10 is a plan view showing a semiconductor memory device according to the embodiment.
- FIG. 11 is a plan view showing region B of FIG. 10 .
- the embodiment is an example in which the first embodiment and the second embodiment described above are combined.
- the arrangements of the columnar members 30 have a mirror-image relationship with respect to the imaginary YZ plane and are shifted half a period between the mutually-adjacent memory cell regions 22 .
- the distances Db and Dc may fluctuate due to the error of the processes, etc.; but the distance Db is greater than 3 times but less than 4 times the arrangement period Da; and the distance Dc is greater than 2 times but less than 3 times the arrangement period Da. In other words, 3 Da ⁇ Db ⁇ 4 Da; and 2 Da ⁇ Dc ⁇ 3 Da.
- the integration of the memory cell transistors can be improved even more compared to the first and second embodiments. Otherwise, the configuration, the manufacturing method, and the effects of the embodiment are similar to those of the first embodiment described above.
- FIG. 12 is a plan view showing a semiconductor memory device according to the embodiment.
- FIG. 13 is a plan view showing region B of FIG. 12 .
- the semiconductor memory device 4 according to the embodiment differs from the semiconductor memory device 2 according to the second embodiment described above (referring to FIG. 8 and FIG. 9 ) in that the columnar members 30 in the portion 24 c of the memory cell structure body 24 are arranged at the arrangement period Da.
- the columnar members 30 are arranged at the arrangement period Da in the portion 24 a as well; therefore, the columnar members 30 are arranged periodically at the arrangement period Da along the X-direction over the total length between the insulating members 32 adjacent to each other in the X-direction. Accordingly, the distance Dc between the centers of the columnar members 30 in the portion 24 c is equal to the arrangement period Da.
- the distances Db and Dc may fluctuate due to the error of the processes, etc.; but the distance Db is greater than 3.5 times but less than 4.5 times the arrangement period Da; and the distance Dc is greater than 0.5 times but less than 1.5 times the arrangement period Da. In other words, 3.5 Da ⁇ Db ⁇ 4.5 Da; and 0.5 Da ⁇ Dc ⁇ 1.5 Da.
- the integration of the memory cell transistors can be improved even more compared to the second embodiment.
- the configuration, the manufacturing method, and the effects of the embodiment are similar to those of the first embodiment described above.
- a semiconductor memory device that has high integration of the memory cell transistors can be realized.
Abstract
Description
- This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2018-171220, filed on Sep. 13, 2018; the entire contents of which are incorporated herein by reference.
- Embodiments relate to a semiconductor memory device.
- A three-dimensional semiconductor memory device has been developed in recent years. In the three-dimensional semiconductor memory device, a stacked body in which multiple electrode films are stacked is provided on a substrate; multiple semiconductor members that pierce the stacked body are provided; and memory cell transistors are formed at the crossing portions between the electrode films and the semiconductor members. In the three-dimensional semiconductor memory device as well, even higher integration of the memory cell transistors is desirable.
-
FIG. 1 is a plan view showing a semiconductor memory device according to a first embodiment; -
FIG. 2 is a plan view showing region A ofFIG. 1 ; -
FIG. 3 is a plan view showing region B ofFIG. 1 ; -
FIG. 4 is a cross-sectional view corresponding to region C ofFIG. 3 ; -
FIG. 5A is a cross-sectional view along line D-D′ shown inFIG. 4 ; andFIG. 5B is a cross-sectional view along line E-E′ shown inFIG. 4 ; -
FIG. 6 is a plan view showing a semiconductor memory device according to a comparative example; -
FIG. 7 is a plan view showing region B ofFIG. 6 ; -
FIG. 8 is a plan view showing a semiconductor memory device according to a second embodiment; -
FIG. 9 is a plan view showing region B ofFIG. 8 ; -
FIG. 10 is a plan view showing a semiconductor memory device according to a third embodiment; -
FIG. 11 is a plan view showing region B ofFIG. 10 ; -
FIG. 12 is a plan view showing a semiconductor memory device according to a fourth embodiment; and -
FIG. 13 is a plan view showing region B ofFIG. 12 . - A semiconductor memory device according to an embodiment, includes a plurality of first structure bodies and a plurality of second structure bodies. The plurality of first structure bodies and the plurality of second structure bodies are arranged alternately along a first direction. The first structure body includes a plurality of electrode films arranged to be separated from each other along a second direction crossing the first direction. The second structure body includes a plurality of columnar members, a plurality of first insulating members, and a plurality of second insulating members. The columnar member includes a semiconductor member and a charge storage member. The semiconductor member extends in the second direction. The charge storage member is provided between the semiconductor member and the electrode film. The plurality of second insulating members are arranged along a third direction crossing the first direction and the second direction. Lengths in the first direction of the plurality of second insulating members are longer than lengths in the first direction of the plurality of first insulating members. Positions of the second insulating members in the third direction are different from each other between the second structure bodies adjacent to each other in the first direction. The columnar members and the first insulating members are arranged alternately between the second insulating members.
- A first embodiment will now be described.
-
FIG. 1 is a plan view showing a semiconductor memory device according to the embodiment. -
FIG. 2 is a plan view showing region A ofFIG. 1 . -
FIG. 3 is a plan view showing region B ofFIG. 1 . -
FIG. 4 is a cross-sectional view corresponding to region C ofFIG. 3 . -
FIG. 5A is a cross-sectional view along line D-D′ shown inFIG. 4 ; andFIG. 5B is a cross-sectional view along line E-E′ shown inFIG. 4 . - The drawings are schematic; and the numbers and the dimensional ratios of the components do not always match between the drawings.
- As shown in
FIGS. 5A and 5B , for example, asilicon substrate 10 that is made of single-crystal silicon (Si) is provided in thesemiconductor memory device 1 according to the embodiment. An impurity diffusion layer (not illustrated), STI (Shallow Trench Isolation (an element-separating insulating film)) (not illustrated), etc., are formed at the upper layer portion of thesilicon substrate 10. An inter-layerinsulating film 11 is provided on thesilicon substrate 10. Agate electrode 12, acontact 13, aninterconnect 14, avia 15, etc., are provided inside the inter-layer insulatingfilm 11. Thereby, acontrol circuit 17 is formed inside the upper layer portion of thesilicon substrate 10 and the inter-layerinsulating film 11. Asource electrode film 19 is provided as a conductive body on the inter-layer insulatingfilm 11. A stackedbody 20 is provided on thesource electrode film 19. An inter-layerinsulating film 29 is provided on thestacked body 20. - In the specification hereinbelow, an XYZ orthogonal coordinate system is employed for convenience of description. The arrangement direction of the
silicon substrate 10, the inter-layer insulatingfilm 11, thesource electrode film 19, and thestacked body 20 is taken as a “Z-direction.” Although a direction that is in the Z-direction from thesilicon substrate 10 toward thestacked body 20 also is called “up” and the reverse direction also is called “down,” these expressions are for convenience and are independent of the direction of gravity. Also, two mutually-orthogonal directions orthogonal to the Z-direction are taken as an “X-direction” and a “Y-direction.” - As shown in
FIG. 1 ,memory cell regions 22 and replaceregions 23 are set in thestacked body 20. Thememory cell regions 22 and the replaceregions 23 are arranged alternately along the X-direction. Memorycell structure bodies 24 and wordline structure bodies 25 are arranged alternately along the Y-direction over the entirety including thememory cell regions 22 and the replaceregions 23 arranged along the X-direction. The memorycell structure body 24 and the wordline structure body 25 each are structure bodies extending in the X-direction over the entirestacked body 20. The internal structures of the memorycell structure body 24 and the wordline structure body 25 are described below. - As shown in
FIG. 4 , acolumnar member 30, aninsulating member 31, and aninsulating member 32 are provided in each of the memorycell structure bodies 24. The configuration of thecolumnar member 30 is a columnar configuration having the central axis extending in the Z-direction and is, for example, a substantially circular column or an elliptical column. In the case where the configuration of thecolumnar member 30 is an elliptical column, the major-diameter direction of the elliptical column is the Y-direction; and the minor-diameter direction is the X-direction. The internal structure of thecolumnar member 30 is described below. - The configuration of the insulating
member 31 is, for example, a substantially rectangular parallelepiped extending in the Z-direction. For example, the insulatingmember 31 is formed of an insulating material such as silicon oxide (SiO), etc. For example, the configuration of the insulatingmember 32 is a substantially elliptical column or an oval column in which the central axis extends in the Z-direction, the major-diameter direction is the X-direction, and the minor-diameter direction is the Y-direction. The insulatingmember 32 is formed of, for example, an insulating material such as silicon oxide, etc. - As shown in
FIG. 1 andFIG. 2 , thecolumnar members 30 and the insulatingmembers 31 are arranged alternately and periodically along the X-direction in thememory cell region 22. The arrangement period of thecolumnar members 30 along the X-direction in thememory cell region 22 is taken as Da. The positions in the X-direction of thecolumnar members 30 are shifted from each other between the mutually-adjacent memorycell structure bodies 24; and the positions in the X-direction of thecolumnar members 30 are the same between every other memorycell structure body 24. Therefore, thecolumnar members 30 are arranged in a staggered configuration when viewed from the Z-direction. - Specifically, for a first memory
cell structure body 24 and a second memorycell structure body 24 adjacent to each other in the Y-direction in which afirst columnar member 30 and asecond columnar member 30 are provided in the first memorycell structure body 24 and are adjacent to each other in the X-direction, the insulatingmember 31 is provided between thefirst columnar member 30 and thesecond columnar member 30. Also, a thirdcolumnar member 30 that is provided in the second memorycell structure body 24 is positioned between thefirst columnar member 30 and thesecond columnar member 30 in the X-direction and is provided at a different position in the Y-direction. - As shown in
FIG. 1 andFIG. 3 , the insulatingmember 32 is disposed in the replaceregion 23. However, there are also replaceregions 23 in which the insulatingmember 32 is not disposed. In each of the memorycell structure bodies 24, the replaceregion 23 in which the insulatingmember 32 is disposed and the replaceregion 23 in which the insulatingmember 32 is not disposed are arranged alternately in the X-direction. Therefore, in each of the memorycell structure bodies 24, the multiple insulatingmembers 32 are arranged periodically along the X-direction; and the arrangement period of the multiple insulatingmembers 32 is 2 times the arrangement period of the replaceregions 23. In other words, in each of the memorycell structure bodies 24, one insulatingmember 32 is provided in every other replaceregion 23. The insulatingmember 32 contacts the insulatingmembers 31 disposed on the two X-direction sides. In each of the memorycell structure bodies 24, thecolumnar members 30 and the insulatingmembers 31 are arranged alternately along the X-direction between the insulatingmembers 32 adjacent to each other in the X-direction. - The replace
region 23 in which the insulatingmember 32 is disposed and the replaceregion 23 in which the insulatingmember 32 is not disposed are adjacent to each other in the Y-direction between the mutually-adjacent memorycell structure bodies 24. Therefore, in one replaceregion 23, the insulatingmember 32 is provided in every other memorycell structure body 24 in the Y-direction. - As shown in
FIG. 4 , the minor diameter, i.e., a length L2 in the Y-direction, of the insulatingmember 32 is greater than the width, i.e., a length L1 in the Y-direction, of the insulatingmember 31. In other words, L2>L1. - As shown in
FIG. 3 , in each of the memorycell structure bodies 24, the portion that is positioned at thememory cell region 22 is taken as a “portion 24 a.” The portion that is positioned at the replaceregion 23 in which the insulatingmember 32 is disposed is taken as a “portion 24 b;” and the portion that is positioned at the replaceregion 23 in which the insulatingmember 32 is not disposed is taken as a “portion 24 c.” - As shown in
FIG. 1 andFIG. 3 , in each of the memorycell structure bodies 24, theportion 24 b and theportion 24 c are arranged alternately along the X-direction; and theportion 24 a is disposed between theportion 24 b and theportion 24 c. Also, when focusing on one replaceregion 23, theportion 24 b and theportion 24 c are arranged alternately over the multiple memorycell structure bodies 24 arranged along the Y-direction. In other words, in both the X-direction and the Y-direction, theportion 24 b is disposed between theportions 24 c; and theportion 24 c is disposed between theportions 24 b. - As described above, the arrangement period of the
columnar members 30 in theportion 24 a is Da. The arrangement period of thecolumnar members 30 refers to the arrangement period in the X-direction of the centers of thecolumnar members 30 when viewed from the Z-direction. For example, thirty-twocolumnar members 30 are arranged in eachportion 24 a. A distance Db between the centers of thecolumnar members 30 sandwiching the insulatingmember 32 in theportion 24 b is longer than the arrangement period Da. A distance Dc between the centers of thecolumnar members 30 in theportion 24 c also is longer than the arrangement period Da. Therefore, the arrangement density of thecolumnar members 30 in the replaceregion 23 is lower than the arrangement density of thecolumnar members 30 in thememory cell region 22. - In the embodiment, the arrangement of the
columnar members 30 in onememory cell region 22 is shifted by half a period with respect to the arrangements of thecolumnar members 30 in othermemory cell regions 22 adjacent to each other in the X-direction with the onememory cell region 22 and the replaceregions 23 interposed. As a result, the distance Db between the centers of thecolumnar members 30 in theportion 24 b is 3.5 times the arrangement period Da; and the distance Dc between the centers of thecolumnar members 30 in theportion 24 c also is 3.5 times the arrangement period Da. In other words, Db=3.5 Da; and Dc=3.5 Da. - Actually, there is a possibility that the distances Db and Dc may fluctuate due to the error of the processes, etc.; but the distances Db and Dc each are greater than 3 times but less than 4 times the arrangement period Da. In other words, 3 Da<Db<4 Da; and 3 Da<Dc<4 Da.
- In
FIG. 3 , the ellipses drawn by the double dot-dash lines illustrate the regions where thecolumnar members 30 would be positioned if thecolumnar members 30 were arranged at the period Da; actually, thecolumnar members 30 are not disposed at these positions. Thecolumnar members 30 that are actually disposed are illustrated by the solid-line ellipses. This is similar for similar drawings described below as well. - On the other hand, in the word
line structure body 25 as shown inFIG. 4 andFIGS. 5A and 5B ,electrode films 35 and insulatingfilms 36 are stacked alternately along the Z-direction. For example, theelectrode film 35 is made from a conductive material such as tungsten (W), etc.; for example, the insulatingfilm 36 is made of an insulating material such as silicon oxide, etc. - The configuration of each of the
columnar members 30 will now be described. - In each of the
columnar members 30 as shown inFIG. 4 andFIG. 5A , a core member 41, asilicon pillar 42, a tunneling insulatingfilm 43, acharge storage film 44, and asilicon oxide layer 45 are provided in this order from the central axis toward the outside. The configuration of the core member 41 is substantially a column in which the central axis extends in the Z-direction. The configurations of thesilicon pillar 42, the tunneling insulatingfilm 43, thecharge storage film 44, and thesilicon oxide layer 45 are substantially tubes in which the central axes extend in the Z-direction. Thecharge storage film 44 is disposed between theelectrode film 35 and at least the tunneling insulatingfilm 43. Thesilicon oxide layer 45 is disposed between thecharge storage film 44 and theelectrode film 35. - The core member 41 is formed of an insulating material and is formed of, for example, silicon oxide. As the semiconductor member, the
silicon pillar 42 is formed of silicon that is a semiconductor material. The lower end of thesilicon pillar 42 is connected to thesource electrode film 19; and the upper end of thesilicon pillar 42 is connected to abit line 49 via aplug 48. Thebit line 49 is provided in thememory cell region 22 and extends in the Y-direction. Theplug 48 and thebit line 49 are provided inside theinter-layer insulating film 29. - Although the tunneling insulating
film 43 normally is insulative, the tunneling insulatingfilm 43 is a film in which a tunneling current flows when a prescribed voltage within the range of the drive voltage of thesemiconductor memory device 1 is applied and is, for example, an ONO film in which a silicon oxide layer, a silicon nitride layer, and a silicon oxide layer are stacked in this order. Thecharge storage film 44 is a film that can store charge, is formed of an insulating material that has trap sites of, for example, electrons, and is made of, for example, silicon nitride (SiN). Thesilicon oxide layer 45 is made of silicon oxide. - A high dielectric
constant layer 46 is provided at the periphery of thecolumnar member 30. The high dielectricconstant layer 46 is formed of a high dielectric constant material having a dielectric constant that is higher than the dielectric constant of silicon oxide and is formed of, for example, aluminum oxide or hafnium oxide. The high dielectricconstant layer 46 is provided on the upper surface of theelectrode film 35, on the lower surface of theelectrode film 35, on the side surface of theelectrode film 35 facing thecolumnar member 30, and on the side surface of theelectrode film 35 facing the insulatingmember 31, and is not provided on the side surface of theelectrode film 35 facing the insulatingmember 32. In other words, the high dielectricconstant layer 46 is disposed on the side surface of thesilicon oxide layer 45 and on the side surface of the insulatingmember 31 but is not disposed on the side surface of the insulatingmember 32. The high dielectricconstant layer 46 contacts thesilicon oxide layer 45, theelectrode film 35, and the insulatingmember 31. A blocking insulatingfilm 47 is formed of thesilicon oxide layer 45 and the high dielectricconstant layer 46. The blocking insulatingfilm 47 is a film in which a current substantially does not flow even when a voltage within the range of the drive voltage of thesemiconductor memory device 1 is applied. - In the
stacked body 20, one ormultiple electrode films 35 from the top function as an upper select gate line; and an upper select gate transistor is configured at each crossing portion between the upper select gate line and thesilicon pillars 42. Also, one ormultiple electrode films 35 from the bottom function as a lower select gate line; and a lower select gate transistor is configured at each crossing portion between the lower select gate line and thesilicon pillars 42. Theelectrode films 35 other than the upper select gate line and the lower select gate line function as word lines; and a memory cell transistor is configured at each crossing portion between the word lines and thesilicon pillars 42. In the memory cell transistor, thesilicon pillar 42 functions as a channel; theelectrode film 35 functions as a gate; and thecharge storage film 44 functions as a charge storage member. Thereby, a NAND string is formed by the multiple memory cell transistors being connected in series along each of thesilicon pillars 42 and by the upper select gate transistor and the lower select gate transistor being connected at the two ends of the multiple memory cell transistors. - An example of a method for manufacturing the semiconductor memory device according to the embodiment will now be described briefly.
- As shown in
FIG. 4 andFIGS. 5A and 5B , impurity diffusion layers, STI, etc., are formed in the upper layer portion of thesilicon substrate 10; and the inter-layer insulatingfilm 11 is formed while forming thegate electrode 12, thecontact 13, theinterconnect 14, the via 15, etc. Thereby, thecontrol circuit 17 is formed inside the upper layer portion of thesilicon substrate 10 and the inter-layer insulatingfilm 11. Then, thesource electrode film 19 is formed on theinter-layer insulating film 11. - Then, the
stacked body 20 is formed by stacking the insulatingfilms 36 made of silicon oxide and sacrificial films (not illustrated) made of silicon nitride. Then, for example, atrench 91 that extends in the X-direction is formed in the stackedbody 20 by performing anisotropic etching such as RIE (Reactive Ion Etching), etc. Then, the insulatingmember 31 is formed by filling silicon oxide into thetrench 91. Then, in thememory cell region 22,memory holes 92 are formed by anisotropic etching to divide the insulatingmember 31. Thememory holes 92 reach thesource electrode film 19. Thememory holes 92 are not formed in the X-direction central portion of the replaceregion 23. - Continuing, the
columnar members 30 are formed by stacking thesilicon oxide layer 45, thecharge storage film 44, the tunneling insulatingfilm 43, thesilicon pillar 42, and the core member 41 on the inner surfaces of the memory holes 92. - Then, by performing anisotropic etching, through-
holes 93 are formed to divide the insulatingmember 31 in the replaceregions 23. The through-holes 93 reach thesource electrode film 19. The through-holes 93 are not formed in thememory cell region 22. Then, the sacrificial films are removed via the through-holes 93 by performing isotropic etching. Thereby, acontinuous space 94 is formed from the through-holes 93 inside the stackedbody 20. The insulatingfilm 36, thesilicon oxide layer 45 of thecolumnar member 30, and the insulatingmember 31 are exposed at the inner surface of thespace 94. - Continuing, the high dielectric
constant layer 46 is formed on the inner surface of thespace 94 by depositing a high dielectric constant material via the through-holes 93. Then, theelectrode film 35 is formed inside thespace 94 by depositing a conductive material such as tungsten, etc., via the through-holes 93. Then, the conductive material and the high dielectric constant material that are inside the through-holes 93 are removed. Then, the insulatingmembers 32 are formed by filling silicon oxide into the through-holes 93. - Continuing, the inter-layer insulating
film 29, theplugs 48, and the bit lines 49 are formed on thestacked body 20. Thus, thesemiconductor memory device 1 according to the embodiment is manufactured. - According to the embodiment, processes in which deep etching of the stacked body including the
electrode films 35 is performed can be avoided by setting the replaceregions 23 and by replacing the sacrificial films with theelectrode films 35 via the through-holes 93. As a result, thesemiconductor memory device 1 can be manufactured easily. In the X-direction central portion of the replaceregion 23, thecolumnar members 30 cannot be formed; and the memory cell transistors are not formed. - However, in the embodiment, the arrangements of the
columnar members 30 are shifted by half a period between the mutually-adjacentmemory cell regions 22. Thereby, the distance Db between the centers of thecolumnar members 30 in theportion 24 b of the memorycell structure body 24 is set to 3.5 Da; and the distance Dc between the centers of thecolumnar members 30 in theportion 24 c is set to 3.5 Da. Therefore, the decrease of the memory cell transistors due to providing the replaceregions 23 can be suppressed. As a result, thesemiconductor memory device 1 that has high integration of the memory cell transistors can be realized. - A comparative example will now be described.
-
FIG. 6 is a plan view showing a semiconductor memory device according to the comparative example. -
FIG. 7 is a plan view showing region B ofFIG. 6 . - As shown in
FIG. 6 andFIG. 7 , in thesemiconductor memory device 101 according to the comparative example, the space where the through-hole 93 (the insulating member 32) is formed is ensured by simply removing threecolumnar members 30 from each of the memorycell structure bodies 24 in the replaceregion 23. Therefore, the distance Db between the centers of thecolumnar members 30 in theportion 24 b is 4 times the arrangement period Da; and the distance Dc between the centers of thecolumnar members 30 in theportion 24 c also is 4 times the arrangement period Da. In other words, Db=4 Da; and Dc=4 Da. As a result, compared to thesemiconductor memory device 1 according to the first embodiment, the integration density of the memory cell transistors is low in thesemiconductor memory device 101 according to the comparative example. - A second embodiment will now be described.
-
FIG. 8 is a plan view showing a semiconductor memory device according to the embodiment. -
FIG. 9 is a plan view showing region B ofFIG. 8 . - In the
semiconductor memory device 2 according to the embodiment as shown inFIG. 8 andFIG. 9 , the arrangements of thecolumnar members 30 have a mirror-image relationship with respect to the imaginary YZ plane between thememory cell regions 22 adjacent to each other in the X-direction. Thereby, in the replaceregion 23, threecolumnar members 30 are removed in theportion 24 b in which the insulatingmember 32 is disposed; and twocolumnar members 30 are removed in theportion 24 c in which the insulatingmember 32 is not disposed. Accordingly, the distance Db between the centers of thecolumnar members 30 in theportion 24 b is 4 times the arrangement period Da; and the distance Dc between the centers of thecolumnar members 30 in theportion 24 c is 3 times the arrangement period Da. In other words, Db=4 Da; and Dc=3 Da. - Actually, there is a possibility that the distances Db and Dc may fluctuate due to the error of the processes, etc.; but the distance Db is greater than 3.5 times but less than 4.5 times the arrangement period Da; and the distance Dc is greater than 2.5 times but less than 3.5 times the arrangement period Da. In other words, 3.5 Da<Db<4.5 Da; and 2.5 Da<Dc<3.5 Da.
- Thus, in the embodiment, sufficient space to form the through-hole 93 (the insulating member 32) is ensured in the
portion 24 b; and the distance between thecolumnar members 30 in theportion 24 c is reduced. As a result, in thesemiconductor memory device 2, the integration of the memory cell transistors can be increased. Otherwise, the configuration, the manufacturing method, and the effects of the embodiment are similar to those of the first embodiment described above. - A third embodiment will now be described.
-
FIG. 10 is a plan view showing a semiconductor memory device according to the embodiment. -
FIG. 11 is a plan view showing region B ofFIG. 10 . - The embodiment is an example in which the first embodiment and the second embodiment described above are combined.
- In the
semiconductor memory device 3 according to the embodiment as shown inFIG. 10 andFIG. 11 , the arrangements of thecolumnar members 30 have a mirror-image relationship with respect to the imaginary YZ plane and are shifted half a period between the mutually-adjacentmemory cell regions 22. Thereby, the distance Db between the centers of thecolumnar members 30 in theportion 24 b can be set to 3.5 times the arrangement period Da; and the distance Dc between the centers of thecolumnar members 30 in theportion 24 c can be set to 2.5 times the arrangement period Da. In other words, Db=3.5 Da; and Dc=2.5 Da. - Actually, there is a possibility that the distances Db and Dc may fluctuate due to the error of the processes, etc.; but the distance Db is greater than 3 times but less than 4 times the arrangement period Da; and the distance Dc is greater than 2 times but less than 3 times the arrangement period Da. In other words, 3 Da<Db<4 Da; and 2 Da<Dc<3 Da.
- According to the embodiment, the integration of the memory cell transistors can be improved even more compared to the first and second embodiments. Otherwise, the configuration, the manufacturing method, and the effects of the embodiment are similar to those of the first embodiment described above.
- A fourth embodiment will now be described.
-
FIG. 12 is a plan view showing a semiconductor memory device according to the embodiment. -
FIG. 13 is a plan view showing region B ofFIG. 12 . - As shown in
FIG. 12 andFIG. 13 , thesemiconductor memory device 4 according to the embodiment differs from thesemiconductor memory device 2 according to the second embodiment described above (referring toFIG. 8 andFIG. 9 ) in that thecolumnar members 30 in theportion 24 c of the memorycell structure body 24 are arranged at the arrangement period Da. Thecolumnar members 30 are arranged at the arrangement period Da in theportion 24 a as well; therefore, thecolumnar members 30 are arranged periodically at the arrangement period Da along the X-direction over the total length between the insulatingmembers 32 adjacent to each other in the X-direction. Accordingly, the distance Dc between the centers of thecolumnar members 30 in theportion 24 c is equal to the arrangement period Da. The distance Db between the centers of thecolumnar members 30 in theportion 24 b is 4 times the arrangement period Da. In other words, Db=4 Da; and Dc=Da. - Actually, there is a possibility that the distances Db and Dc may fluctuate due to the error of the processes, etc.; but the distance Db is greater than 3.5 times but less than 4.5 times the arrangement period Da; and the distance Dc is greater than 0.5 times but less than 1.5 times the arrangement period Da. In other words, 3.5 Da<Db<4.5 Da; and 0.5 Da<Dc<1.5 Da.
- Thus, according to the embodiment, the integration of the memory cell transistors can be improved even more compared to the second embodiment. Otherwise, the configuration, the manufacturing method, and the effects of the embodiment are similar to those of the first embodiment described above.
- According to the embodiments described above, a semiconductor memory device that has high integration of the memory cell transistors can be realized.
- While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.
Claims (13)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/201,252 US20210202524A1 (en) | 2018-09-13 | 2021-03-15 | Semiconductor memory device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018171220A JP2020043277A (en) | 2018-09-13 | 2018-09-13 | Semiconductor storage |
JP2018-171220 | 2018-09-13 | ||
US16/351,207 US10978471B2 (en) | 2018-09-13 | 2019-03-12 | Semiconductor memory device |
US17/201,252 US20210202524A1 (en) | 2018-09-13 | 2021-03-15 | Semiconductor memory device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/351,207 Continuation US10978471B2 (en) | 2018-09-13 | 2019-03-12 | Semiconductor memory device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20210202524A1 true US20210202524A1 (en) | 2021-07-01 |
Family
ID=69773277
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/351,207 Active 2039-03-18 US10978471B2 (en) | 2018-09-13 | 2019-03-12 | Semiconductor memory device |
US17/201,252 Abandoned US20210202524A1 (en) | 2018-09-13 | 2021-03-15 | Semiconductor memory device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/351,207 Active 2039-03-18 US10978471B2 (en) | 2018-09-13 | 2019-03-12 | Semiconductor memory device |
Country Status (4)
Country | Link |
---|---|
US (2) | US10978471B2 (en) |
JP (1) | JP2020043277A (en) |
CN (1) | CN110896079B (en) |
TW (1) | TWI735835B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2022208658A1 (en) * | 2021-03-30 | 2022-10-06 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッド | Semiconductor device having memory element |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5120818A (en) | 1974-08-12 | 1976-02-19 | Okabe Mica Kogyosho Kk | SHUSEIMAIKAONKYOSHINDOBAN |
US6946988B2 (en) | 2000-11-10 | 2005-09-20 | Simple Devices | Detachable remote controller for an electronic entertainment device and a method for using the same |
JP5330017B2 (en) | 2009-02-17 | 2013-10-30 | 株式会社東芝 | Nonvolatile semiconductor memory device and manufacturing method thereof |
JP2015149413A (en) * | 2014-02-06 | 2015-08-20 | 株式会社東芝 | Semiconductor storage device and manufacturing method of the same |
JP6430302B2 (en) | 2015-03-13 | 2018-11-28 | 東芝メモリ株式会社 | Nonvolatile semiconductor memory device |
US20170069653A1 (en) * | 2015-09-09 | 2017-03-09 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method for manufacturing the same |
US9837431B2 (en) * | 2015-11-20 | 2017-12-05 | Sandisk Technologies Llc | 3D semicircular vertical NAND string with recessed inactive semiconductor channel sections |
US10541250B2 (en) * | 2015-12-29 | 2020-01-21 | Toshiba Memory Corporation | Method for manufacturing semiconductor device |
KR102530757B1 (en) * | 2016-01-18 | 2023-05-11 | 삼성전자주식회사 | Memory device |
JP6515046B2 (en) * | 2016-03-10 | 2019-05-15 | 東芝メモリ株式会社 | Semiconductor memory device |
US10535597B2 (en) * | 2017-01-13 | 2020-01-14 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and manufacturing method thereof |
JP2019145614A (en) * | 2018-02-19 | 2019-08-29 | 東芝メモリ株式会社 | Semiconductor storage device |
-
2018
- 2018-09-13 JP JP2018171220A patent/JP2020043277A/en active Pending
-
2019
- 2019-01-02 TW TW108100048A patent/TWI735835B/en active
- 2019-01-30 CN CN201910089023.7A patent/CN110896079B/en active Active
- 2019-03-12 US US16/351,207 patent/US10978471B2/en active Active
-
2021
- 2021-03-15 US US17/201,252 patent/US20210202524A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US20200091183A1 (en) | 2020-03-19 |
JP2020043277A (en) | 2020-03-19 |
CN110896079A (en) | 2020-03-20 |
CN110896079B (en) | 2023-07-21 |
TW202011484A (en) | 2020-03-16 |
US10978471B2 (en) | 2021-04-13 |
TWI735835B (en) | 2021-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11716852B2 (en) | Semiconductor device | |
US10147736B2 (en) | Semiconductor memory device and method for manufacturing same | |
US20150200199A1 (en) | Semiconductor memory device and method for manufacturing same | |
US10283515B2 (en) | Semiconductor memory device | |
US10475809B2 (en) | Semiconductor memory device | |
US10236254B1 (en) | Semiconductor memory device | |
US11139246B2 (en) | Semiconductor device with aligned vias | |
US10818688B2 (en) | Storage device | |
US10636809B2 (en) | Semiconductor memory device | |
US10748920B2 (en) | Semiconductor memory device | |
US20210202524A1 (en) | Semiconductor memory device | |
US20170062460A1 (en) | Semiconductor memory device and method for manufacturing same | |
US10784283B2 (en) | Semiconductor memory device | |
US20190296033A1 (en) | Semiconductor memory device | |
US10115680B2 (en) | Semiconductor memory device and method for manufacturing the same | |
TWI738489B (en) | Memory device | |
US20170243884A1 (en) | Semiconductor device and method for manufacturing same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: APPLICATION DISPATCHED FROM PREEXAM, NOT YET DOCKETED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
AS | Assignment |
Owner name: KIOXIA CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:TOSHIBA MEMORY CORPORATION;REEL/FRAME:059789/0008 Effective date: 20191001 Owner name: K.K. PANGEA, JAPAN Free format text: MERGER;ASSIGNOR:TOSHIBA MEMORY CORPORATION;REEL/FRAME:059788/0964 Effective date: 20180801 Owner name: TOSHIBA MEMORY CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:K.K. PANGEA;REEL/FRAME:059698/0727 Effective date: 20180801 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |