US20210082879A1 - Semiconductor memory device - Google Patents
Semiconductor memory device Download PDFInfo
- Publication number
- US20210082879A1 US20210082879A1 US16/806,079 US202016806079A US2021082879A1 US 20210082879 A1 US20210082879 A1 US 20210082879A1 US 202016806079 A US202016806079 A US 202016806079A US 2021082879 A1 US2021082879 A1 US 2021082879A1
- Authority
- US
- United States
- Prior art keywords
- memory cell
- logic control
- circuit
- control circuit
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/10—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
- G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
- G03F9/7088—Alignment mark detection, e.g. TTR, TTL, off-axis detection, array detector, video detection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/32—Additional lead-in metallisation on a device or substrate, e.g. additional pads or pad portions, lines in the scribe line, sacrificed conductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/41—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region of a memory region comprising a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/40—EEPROM devices comprising charge-trapping gate insulators characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
- H01L2224/081—Disposition
- H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/08135—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/08145—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06524—Electrical connections formed on device or on substrate, e.g. a deposited or grown layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06593—Mounting aids permanently on device; arrangements for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06596—Structural arrangements for testing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L24/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1431—Logic devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1434—Memory
- H01L2924/145—Read-only memory [ROM]
- H01L2924/1451—EPROM
- H01L2924/14511—EEPROM
Definitions
- Embodiments described herein relate generally to a semiconductor memory device.
- a semiconductor memory device with three-dimensionally arranged memory cells is known.
- FIG. 1 is a diagram showing a plan layout of a semiconductor memory device according to a first embodiment.
- FIG. 2 is a cross-sectional view taken along a line A-A in FIG. 1 .
- FIG. 3 is a cross-sectional view showing another exemplary structure of the semiconductor memory device according to the first embodiment.
- FIG. 4 is a circuit diagram of a block in a memory cell array in the first embodiment.
- FIG. 5 is a cross-sectional view of a memory pillar in the memory cell array in the first embodiment.
- FIG. 6 is a diagram showing a circuit block configuration of a memory array chip in the first embodiment.
- FIG. 7 is a diagram showing a circuit block configuration of a peripheral circuit chip in the first embodiment.
- FIG. 8 is a diagram showing a detailed configuration of a circuit block in the semiconductor memory device according to the first embodiment.
- FIG. 9 is a diagram showing a circuit block configuration of a memory array chip in a semiconductor memory device according to a second embodiment.
- FIG. 10 is a diagram showing a circuit block configuration of a peripheral circuit chip in the semiconductor memory device according to the second embodiment.
- FIG. 11 is a plan view showing an alignment mark provided in the peripheral circuit chip in the semiconductor memory device according to the second embodiment.
- FIG. 12 is a cross-sectional view showing an example of a TEG provided in the peripheral circuit chip in the semiconductor memory device according to the second embodiment.
- FIG. 13 is a plan view showing chips arranged in one reticulum of a wafer in a manufacturing process of a semiconductor memory device of a comparative example.
- a semiconductor memory device includes a memory cell, a first voltage generator and a second voltage generator.
- the memory cell is provided above a substrate.
- the first voltage generator is provided between the substrate and the memory cell.
- the first voltage generator is configured to generate a first voltage to be supplied to the memory cell.
- the second voltage generator is provided between the substrate and the memory cell.
- the second voltage generator is configured to generate the first voltage and have a circuit configuration equivalent to the first voltage generator.
- the semiconductor memory device is a three-dimensionally stacked NAND flash memory that includes memory cell transistors stacked above a semiconductor substrate.
- a memory cell transistor may be referred to as a memory cell.
- a semiconductor memory device according to the first embodiment will be described below.
- FIG. 1 is a diagram showing an example of a plan layout of the semiconductor memory device according to the first embodiment.
- FIG. 1 and subsequent drawings assume two directions orthogonal to each other and parallel to a semiconductor substrate surface (or a wafer plane) to be X and Y directions, and a direction orthogonal to (or intersecting) a plane (X-Y plane) including these X and Y directions to be a Z direction.
- the X direction corresponds to an extension direction of a word line WL to be described later
- the Y direction corresponds to an extension direction of a bit line BL
- the Z direction corresponds to a direction orthogonal to the semiconductor substrate surface of a semiconductor memory device 10 .
- the semiconductor memory device 10 includes, for example, a memory array chip 100 and a peripheral circuit chip 200 .
- the memory array chip 100 includes memory cell arrays 11 A, 11 B, 11 C, and 11 D, hookup regions 12 A, 12 B, 12 C, 12 D, 12 E, 12 F, 12 G, and 12 H, and a pad region 13 A.
- the peripheral circuit chip 200 manages communications with a memory controller (not shown) provided outside.
- the peripheral circuit chip 200 includes peripheral circuit regions 14 A, 14 B, 14 C, and 14 D, row decoders 15 A, 15 B, 15 C, 15 D, 15 E, 15 F, 15 G, and 15 H, and a pad region 13 B.
- the peripheral circuit regions 14 A to 14 D and the row decoders 15 A to 15 H control the memory cell arrays 11 A to 11 D in the memory array chip 100 .
- the memory array chip 100 and the peripheral circuit chip 200 are respectively formed by different semiconductor substrates.
- An electrode pad of a surface of the memory array chip 100 is arranged to be opposed to an electrode pad of a surface of the peripheral circuit chip 200 , and the electrode pad of the memory array chip 100 and the electrode pad of the peripheral circuit chip 200 are bonded together. Thereby, one semiconductor memory device (semiconductor memory chip) 10 is formed.
- each of the memory cell arrays 11 A to 11 D can execute different operations in parallel.
- the memory cell array 11 A is arranged between the hookup region 12 A and the hookup region 12 B arranged in the X direction.
- the memory cell array 11 B is arranged between the hookup region 12 C and the hookup region 12 D
- the memory cell array 11 C is arranged between the hookup region 12 E and the hookup region 12 F
- the memory cell array 11 D is arranged between the hookup region 12 G and the hookup region 12 H.
- the hookup regions 12 A and 12 B are the regions used for electrically connecting the memory cell array 11 A provided in the memory array chip 100 and the row decoders 15 A and 15 B provided in the peripheral circuit chip 200 .
- the hookup regions 12 C and 12 D are the regions used for electrically connecting the memory cell array 11 B and the row decoders 15 C and 15 D.
- the hookup regions 12 E and 12 F are the regions used for electrically connecting the memory cell array 11 C and the row decoders 15 E and 15 F.
- the hookup regions 12 G and 12 H are the regions used for electrically connecting the memory cell array 11 D and the row decoders 15 G and 15 H.
- Pads used for connection between the peripheral circuit chip 200 and the memory controller are provided in the pad region 13 A.
- the pad region 13 A is provided to extend in the X direction, and for example, to be adjacent to the memory cell arrays 11 B and 11 D.
- the row decoders 15 A to 15 H are provided to be overlapped with or opposed to the hookup regions 12 A to 12 H of the memory array chip 100 , respectively.
- the row decoders 15 A and 15 B are electrically connected to word lines WL provided in the memory cell array 11 A.
- the row decoders 15 C and 15 D are electrically connected to word lines WL provided in the memory cell array 11 B.
- the row decoders 15 E and 15 F are electrically connected to word lines WL provided in the memory cell array 11 C.
- the row decoders 15 G and 15 H are electrically connected to word lines WL provided in the memory cell array 11 D.
- the peripheral circuit region 14 A is, for example, provided between the row decoders 15 A and 15 B.
- the peripheral circuit region 14 B is, for example, provided between the row decoders 15 C and 15 D.
- the peripheral circuit region 14 C is, for example, provided between the row decoders 15 E and 15 F.
- the peripheral circuit region 14 D is, for example, provided between the row decoders 15 G and 15 H.
- Each of the peripheral circuit regions 14 A to 14 D includes, for example, a sense amplifier, a peripheral circuit, and a redundancy circuit, to be described later.
- the pad region 13 B is provided to be adjacent to the peripheral circuit regions 14 B and 14 D and overlapped with the pad region 13 A of the memory array chip 100 .
- interconnects and so on drawn out from peripheral circuits included in the peripheral circuit regions 14 A to 14 D are arranged. These interconnects are drawn out to an upper surface of the semiconductor memory device 10 by vias and pads.
- the memory cell array 11 A will be described, but the same description as the memory cell array 11 A applies to each of the memory cell arrays 11 B to 11 D.
- FIG. 2 is a cross-sectional view taken along a line A-A in FIG. 1 , and is a cross-sectional view along the X-Z plane including the memory cell array 11 A.
- FIG. 2 shows a cross-sectional structure including the memory cell array 11 A, but a cross-sectional structure including each of the memory cell arrays 11 B to 11 D is similar to the cross-sectional structure shown in FIG. 2 .
- interlayer insulating layers between conductive layers are omitted.
- an arrow direction of the Z direction is referred to as a positive direction, and a direction opposite to the arrow direction of the Z direction is referred to as a negative direction.
- “above” and “below” in the following descriptions correspond to an upper direction and a lower direction in each drawing, respectively.
- the semiconductor memory device 10 includes a structure in which the memory array chip 100 and the peripheral circuit chip 200 are bonded together.
- a cross-sectional structure of the memory array chip 100 will be described in detail below.
- a conductive layer 31 is provided on a semiconductor substrate 30 through an insulating layer in the negative direction of the Z direction.
- a stack in which a conductive layer 32 , a plurality of conductive layers 33 , and a conductive layer 34 are stacked through insulating layers in the negative direction of the Z direction is provided on the conductive layer 31 .
- the conductive layers 31 to 34 extend in the X direction.
- the conductive layers 31 to 34 each have a plate shape along (or parallel to) the X-Y plane (or the semiconductor substrate 30 plane).
- the conductive layer 31 functions as a source line SL.
- the conductive layer 32 functions as a select gate line SGS.
- the conductive layers 33 function as a plurality of word lines WL 0 to WL 7 , respectively. In FIG. 2 , two conductive layers 33 are shown, and the remaining conductive layers 33 are omitted.
- the conductive layer 34 functions as a select gate line SGD.
- the conductive layers 31 to 34 include, for example, tungsten (W) or polycrystalline silicon.
- the semiconductor substrate 30 includes, for example, a silicon substrate and an epitaxial layer of silicon.
- a plurality of memory pillars MP each having a columnar shape are provided in a stack including the conductive layers 32 to 34 .
- Each of the memory pillars MP extends in the Z direction.
- Each of the memory pillars MP is arranged to penetrate the conductive layers 32 to 34 in the Z direction (or a stacking direction), and reaches the conductive layer 31 through the conductive layer 34 .
- the memory pillar MP is connected to the source line SL through the select gate line SGD, the word lines WL 0 to WL 7 , and the select gate line SGS.
- a contact plug CP 1 is provided on the memory pillar MP in the negative direction of the Z direction.
- a via 35 A, a conductive layer 36 A, a via 37 A, a conductive layer 38 A, a via 39 A, and a conductive pad 40 A are provided in this order in the negative direction of the Z direction on the contact plug CP 1 .
- an example in which two conductive layers (or interconnect layers, pads) 36 A and 38 A are provided below the memory pillar MP is indicated, but the number of conductive layers provided below the memory pillar MP is discretionary.
- a via 35 B is provided at an end portion of each of the conductive layers 32 to 34 extending in the X direction through a contact plug CP 2 .
- a conductive layer 36 B, a via 37 B, a conductive layer 38 B, a via 39 B, and a conductive pad 40 B are provided in this order in the negative direction of the Z direction on the via 35 B.
- a cross-sectional structure of the peripheral circuit chip 200 will be described in detail below.
- CMOS circuits CM including n-channel MOS field-effect transistors (hereinafter, referred to as nMOS transistors) and p-channel MOS field-effect transistors (hereinafter, referred to as pMOS transistors) are provided on the semiconductor substrate 50 .
- the peripheral circuit in the peripheral circuit region 14 A and the row decoders 15 A and 15 B are configured by including a plurality of CMOS circuits CM.
- the semiconductor substrate 50 may include, for example, a silicon substrate and an epitaxial layer of silicon.
- source regions 50 A, drain regions 50 A, and element isolation regions 50 B are provided in the semiconductor substrate 50 .
- a gate insulating layer 51 is provided on the semiconductor substrate 50 between the source region 50 A and the drain region 50 A in the positive direction of the Z direction, and a gate electrode 52 is provided on the gate insulating layer 51 .
- Each of the nMOS transistor and the pMOS transistor includes the source region 50 A, the drain region 50 A, a semiconductor layer of the semiconductor substrate 50 , the gate insulating layer 51 , and the gate electrode 52 .
- Vias 53 A are provided on the source region 50 A and the drain region 50 A, respectively, in the positive direction of the Z direction, and conductive layers 54 A are provided on the vias 53 A, respectively.
- a via 55 A, a conductive layer 56 A, a via 57 A, a conductive layer 58 A, a via 59 A, and a conductive pad 60 A are provided in this order in the positive direction of the Z direction on the conductive layer 54 A.
- the conductive pad 60 A is arranged on the surface of the peripheral circuit chip 200 in the positive direction of the Z direction.
- the vias 53 B are provided on the other source region 50 A and drain region 50 A, respectively, in the positive direction of the Z direction, and the conductive layers 54 B are provided on the vias 53 B, respectively.
- a via 55 B, a conductive layer 56 B, a via 57 B, a conductive layer 58 B, a via 59 B, and a conductive pad 60 B are provided in this order in the positive direction of the Z direction on the conductive layer 54 B.
- the conductive pad 60 B is arranged on the surface of the peripheral circuit chip 200 in the positive direction of the Z direction.
- the memory array chip 100 and the peripheral circuit chip 200 are such that, for example, the conductive pads are bonded together to be opposed to each other, including the conductive pad 40 A with the conductive pad 60 A, and the conductive pad 40 B with the conductive pad 60 B. Thereby, the conductive pads of the memory array chip 100 and the peripheral circuit chip 200 including the conductive pad 40 A with the conductive pad 60 A, and the conductive pad 40 B with the conductive pad 60 B, are joined together and electrically connected.
- FIG. 2 the semiconductor memory device 10 in which the memory array chip 100 and the peripheral circuit chip 200 are bonded is described as an example, but the configuration is not limited thereto. This suggestion is applicable to semiconductor memory devices having other structures.
- FIG. 3 is a cross-sectional view showing another exemplary structure of the semiconductor memory device according to the first embodiment.
- this suggestion is also applicable to a semiconductor memory device 10 A with a region 300 in which peripheral circuitry is formed on the semiconductor substrate 30 , and a region 400 in which a memory cell is formed on the region 300 , as shown in FIG. 3 .
- interlayer insulating layers between the conductive layers are omitted.
- CMOS circuits CM including nMOS transistors and pMOS transistors are provided in the semiconductor substrate 30 .
- the source regions 50 A, the drain regions 50 A, and the element isolation regions 50 B are provided in the semiconductor substrate 30 .
- the gate insulating layer 51 is provided on the semiconductor substrate 30 between the source region 50 A and the drain region 50 A in the positive direction of the Z direction, and the gate electrode 52 is provided on the gate insulating layer 51 .
- Each of the nMOS transistor and the pMOS transistor includes the source region 50 A, the drain region 50 A, a semiconductor layer of the semiconductor substrate 30 , the gate insulating layer 51 , and the gate electrode 52 .
- the vias 53 A are provided on the source region 50 A and the drain region 50 A, respectively, in the positive direction of the Z direction, and the conductive layers 54 A are provided on the vias 53 A, respectively.
- the via 55 A, the conductive layer 56 A, the via 57 A, and the conductive layer 58 A are provided in this order in the positive direction of the Z direction on the conductive layer 54 A.
- a contact plug CP 3 is provided on the conductive layer 58 A in the Z direction.
- the contact plug CP 3 is arranged to penetrate the conductive layers 31 to 34 in the Z direction.
- a via 35 C is provided on the contact plug CP 3 in the Z direction.
- the via 35 C is electrically connected to the conductive layer 36 A (or the bit line BL) through interconnect layers and vias (not shown).
- the vias 53 B are provided on the other source region 50 A and drain region 50 A, respectively, in the positive direction of the Z direction, and the conductive layers 54 B are provided on the vias 53 B, respectively.
- the via 55 B, the conductive layer 56 B, the via 57 B, and the conductive layer 58 B are provided in this order in the positive direction of the Z direction on the conductive layer 54 B.
- the conductive layer 58 B is electrically connected to the via 35 B through interconnect layers and vias (not shown).
- the region 400 is provided above the region 300 .
- a plurality of memory pillars MP each having a columnar shape are provided in a stack including the conductive layers 32 to 34 above the region 300 on the semiconductor substrate 30 .
- Each memory pillar MP extends in the Z direction, and is arranged to penetrate the conductive layers 32 to 34 in the Z direction.
- the contact plug CP 1 is provided on the memory pillar MP in the positive direction of the Z direction.
- the via 35 A and the conductive layer 36 A are provided on the contact plug CP 1 in this order in the positive direction of the Z direction.
- the memory pillars MP will be described in more detail later.
- the via 35 B is provided through the contact plug CP 2 in the positive direction of the Z direction.
- the memory cell array 11 A includes a plurality of blocks BLK 0 to BLKm (m is an integer of 0 or more). Description will now be given of the circuit configuration of one block BLK, but the circuit configurations of the other blocks are the same. Furthermore, the circuit configuration of each of the memory cell arrays 11 B to 11 D is the same as that of the memory cell array 11 A.
- FIG. 4 is a circuit diagram of one block BLK in the memory cell array 11 A.
- the block BLK includes, for example, a plurality of string units SU 0 to SU 3 .
- the block BLK includes the string units SU 0 to SU 3 is indicated, but the number of string units included in the block BLK can be set discretionarily.
- the following description will use “string unit SU” to refer to any one of the string units SU 0 to SU 3 .
- Each of the string units SU 0 to SU 3 includes NAND strings (or memory strings) NS. The number of the NAND strings NS included in one string unit SU can be set discretionarily.
- the NAND strings NS each include a plurality of memory cell transistors MT 0 to MT 7 , and select transistors ST 1 and ST 2 .
- the NAND string NS includes eight memory cell transistors MT 0 to MT 7 and two select transistors ST 1 and ST 2 is indicated, but the number of memory cell transistors and that of select transistors included in the NAND string NS can be set discretionarily.
- the following description will use “memory cell transistor MT” to refer to any one of the memory cell transistors MT 0 to MT 7 .
- Each of the memory cell transistors MT 0 to MT 7 includes a control gate and a charge storage layer, and stores data in a nonvolatile manner.
- the memory cell transistors MT 0 to MT 7 are connected in series between the source of the select transistor ST 1 and the drain of the select transistor ST 2 .
- the memory cell transistor MT is capable of storing data of 1 bit or data of 2 bits or more.
- the memory cell transistor MT may be of a MONOS (metal-oxide-nitride-oxide-silicon) type using insulating films for charge storage layers, or an FG (floating gate) type using conductive layers for charge storage layers.
- MONOS metal-oxide-nitride-oxide-silicon
- FG floating gate
- Gates of a plurality of select transistors ST 1 included in the string unit SU 0 are connected to a select gate line SGD 0 .
- gates of the select transistors ST 1 of each of the string units SU 1 to SU 3 are connected to select gate lines SGD 1 to SGD 3 , respectively.
- Each of the select gate lines SGD 0 to SGD 3 is independently controlled by a row decoder.
- Gates of a plurality of select transistors ST 2 included in the string unit SU 0 are connected to a select gate line SGS.
- gates of the select transistors ST 2 of each of the string units SU 1 to SU 3 are connected to the select gate line SGS.
- individual select gate lines SGS i.e., select gate lines SGS 0 to SGS 3 , may be connected, respectively.
- the select transistors ST 1 and ST 2 are used to select a string unit SU when performing various operations.
- the control gates of the memory cell transistors MT 0 to MT 7 included in the block BLK are connected to the word lines WL 0 to WL 7 , respectively.
- Each of the word lines WL 0 to WL 7 is independently controlled by a row decoder.
- Each of the bit lines BL 0 to BLi (i is an integer of 0 or more) is connected to a plurality of blocks BLK, and connected to one NAND string NS within each string unit SU included in the blocks BLK. That is, each of the bit lines BL 0 to BLi is connected to the drains of the select transistors ST 1 in a plurality of NAND strings NS arranged on the same column among the NAND strings NS arranged in a matrix within the block BLK.
- the source line SL is connected to a plurality of blocks BLK. That is, the source line SL is connected to the sources of the select transistors ST 2 included in the block BLK.
- one string unit SU includes the NAND strings NS connected to different bit lines BL and the same select gate line SGD.
- the block BLK includes the string units SU sharing the word lines WL.
- the memory cell array 11 A includes the blocks BLK sharing the bit lines BL.
- a block BLK is, for example, a unit of data erasure. That is, data stored in the memory cell transistors MT included in the same block BLK is erased at once. Note that data may be erased in string units SU, or in a unit smaller than one string unit SU.
- a group of memory cell transistors MT connected to a common word line WL within one string unit SU is called a “cell unit CU”.
- a collection of 1-bit data items respectively stored in the memory cell transistors MT included in the cell unit CU is called a “page”.
- the cell unit CU varies its storage capacity depending on the number of bits of data stored each of by the memory cell transistors MT. For example, the cell unit CU stores 1-page data when each memory cell transistor MT is adapted to store 1-bit data, stores 2-page data when each memory cell transistor MT is adapted to store 2-bit data, and stores 3-page data when each memory cell transistor MT is adapted to store 3-bit data.
- Write and read operations for the cell unit CU are performed in units of a page. In other words, write and read operations are performed at once for a group of memory cell transistors MT connected to one word line WL arranged in one string unit SU.
- the memory cell arrays 11 A to 11 D may adopt other structures.
- structures of the memory cell arrays 11 A to 11 D for example, reference may be made to the disclosure in U.S. patent application Ser. No. 12/407,403 filed Mar. 19, 2009 and titled “THREE DIMENSIONAL STACKED NONVOLATILE SEMICONDUCTOR MEMORY”. Reference may also be made to the disclosure in U.S. patent application Ser. No. 12/406,524 filed Mar. 18, 2009 and titled “THREE DIMENSIONAL STACKED NONVOLATILE SEMICONDUCTOR MEMORY”, the disclosure in U.S. patent application Ser. No. 12/679,991 filed Mar.
- the memory pillars MP each include the memory cell transistors MT 0 to MT 7 and the select transistors ST 1 and ST 2 .
- FIG. 5 is a cross-sectional view of the memory pillars MP in the memory cell array 11 A according to the first embodiment.
- FIG. 5 shows a 180-degree rotated state of the memory pillars MP shown in FIG. 2 , and a non-rotated state of the memory pillars MP shown in FIG. 3 .
- interlayer insulating layers between the conductive layers are omitted.
- the memory cell array 11 A includes the semiconductor substrate 30 , the conductive layers 31 to 34 , the memory pillars MP, the contact plug CP 1 , the via 35 A, and the conductive layer 36 A.
- the conductive layer 31 is provided above the semiconductor substrate 30 .
- the conductive layer 31 is of a flat plate shape along the X-Y plane, and functions as the source line SL.
- a main surface of the semiconductor substrate 30 corresponds to the X-Y plane.
- a plurality of slits SLT along the X-Z plane are arranged in the Y direction on the conductive layer 31 .
- a structure (or a stack) between the adjacent slits SLT on the conductive layer 31 corresponds to one string unit SU.
- the conductive layer 32 , the conductive layers 33 , the conductive layer 34 , and the conductive layer 36 A are located between the adjacent slits SLT on the conductive layer 31 , and sequentially provided in this order from the bottom.
- the conductive layers adjacent in the Z direction are stacked with an interlayer insulating layer therebetween.
- Each of the conductive layers 32 to 34 is of a flat plate shape along the X-Y plane.
- the conductive layer 32 functions as the select gate line SGS.
- the conductive layers 33 function as the word lines WL 0 to WL 7 , respectively, from the bottom.
- the conductive layer 34 functions as the select gate line SGD.
- the conductive layers 31 to 34 include, for example, tungsten (W) or polycrystalline silicon.
- the memory pillars MP are arranged in, for example, a staggered pattern in the X and Y directions. Each of the memory pillars MP extends (or penetrates) in the Z direction through the stack between the slits SLT. Each of the memory pillars MP penetrates through the conductive layers 34 , 33 , and 32 , so as to extend from the upper surface of the conductive layer 34 and reach the upper surface of the conductive layer 31 . Each of the memory pillars MP functions as one NAND string NS.
- the memory pillars MP each include, for example, a block insulating layer 71 , a charge storage layer 72 , a tunnel insulating layer (also referred to as a tunnel insulating film) 73 , and a semiconductor layer 74 .
- the block insulating layer 71 is disposed on the inner wall of a memory hole for forming each memory pillar MP.
- the charge storage layer 72 is disposed on the inner wall of the block insulating layer 71 .
- the tunnel insulating layer 73 is disposed on the inner wall of the charge storage layer 72 .
- the semiconductor layer 74 is provided further inside than the tunnel insulating layer 73 .
- the memory pillars MP may also adopt a structure in which a core insulating layer is arranged within the semiconductor layer 74 .
- each memory pillar MP As described, a portion where the memory pillar MP intersects the conductive layer 32 functions as the select transistor ST 2 . Portions where the memory pillar MP intersects the conductive layers 33 function as the memory cell transistors MT 0 to MT 7 , respectively. Further, a portion where the memory pillar MP intersects the conductive layer 34 functions as the select transistor ST 1 .
- the semiconductor layer 74 functions as a channel layer for the memory cell transistors MT and the select transistors ST 1 and ST 2 .
- a current path of the NAND string NS is formed within the semiconductor layer 74 .
- the charge storage layer 72 has a function of storing electric charges injected from the semiconductor layer 74 in the memory cell transistor MT.
- the charge storage layer 72 includes, for example, a silicon nitride layer.
- the tunnel insulating layer 73 functions as a potential barrier when electric charges are injected from the semiconductor layer 74 into the charge storage layer 72 or when electric charges stored in the charge storage layer 72 are released to the semiconductor layer 74 .
- the tunnel insulating layer 73 includes, for example, a silicon oxide layer.
- the block insulating layer 71 prevents electric charges stored in the charge storage layer 72 from being released to the conductive layers 33 (word lines WL).
- the block insulating layer 71 includes, for example, a silicon oxide layer and a silicon nitride layer.
- the conductive layer 36 A is provided on the upper surface of the memory pillar MP through the contact plug CP 1 and the via 35 A.
- the conductive layer 36 A is an interconnect layer in a linear shape extending in the Y direction, and functions as the bit line BL. More than one conductive layer 36 A is arranged in the X direction, and each is electrically connected to the corresponding single memory pillar MP for one string unit SU. More specifically, for each string unit SU, the contact plug CP 1 is provided on the semiconductor layer 74 in one memory pillar MP, the via 35 A is provided on the contact plug CP 1 , and one conductive layer 36 A is provided on the via 35 A.
- the conductive layer 36 A includes, for example, copper (Cu) or aluminum (Al), and tungsten (W).
- the contact plug CP 1 and the via 35 A include a conductive layer, e.g., tungsten (W).
- the numbers of the word lines WL and the select gate lines SGD and SGS are not limited to the above-described numbers, and are changed according to the numbers of the memory cell transistors MT and the select transistors ST 1 and ST 2 , respectively.
- the select gate line SGS may be constituted by conductive layers provided in respective layers.
- the select gate line SGD may be constituted by conductive layers provided in respective layers.
- the semiconductor memory device 10 comprises a peripheral circuit for a memory cell array, and a redundancy circuit with which this peripheral circuit is replaced when the peripheral circuit is not performing well.
- FIG. 6 is a diagram showing a circuit block configuration of the memory array chip 100 in the semiconductor memory device 10 according to the first embodiment.
- the memory cell array 11 A is arranged between the hookup region 12 A and the hookup region 12 B.
- the memory cell array 11 B is arranged between the hookup region 12 C and the hookup region 12 D
- the memory cell array 11 C is arranged between the hookup region 12 E and the hookup region 12 F
- the memory cell array 11 D is arranged between the hookup region 12 G and the hookup region 12 H.
- the pad region 13 A is provided to be adjacent to the memory cell arrays 11 B and 11 D.
- FIG. 7 is a diagram showing a circuit block configuration of the peripheral circuit chip 200 in the semiconductor memory device 10 according to the first embodiment.
- the peripheral circuit chip 200 includes sense amplifiers 16 A to 16 D, peripheral circuits 17 A to 17 D, redundancy circuits 18 A and 18 B, the row decoders 15 A to 15 H, and the pad region 13 B.
- the sense amplifier 16 A, the peripheral circuit 17 A, the redundancy circuit 18 A, the row decoder 15 A, and the row decoder 15 B are provided in the upper-left area.
- the sense amplifier 16 A and the peripheral circuit 17 A are arranged between the row decoder 15 A and the row decoder 15 B arranged in the X direction.
- the sense amplifier 16 A, the peripheral circuit 17 A, the row decoder 15 A, the row decoder 15 B, and the redundancy circuit 18 A are associated with the memory cell array 11 A.
- the sense amplifier 16 B, the peripheral circuit 17 B, the row decoder 15 C, and the row decoder 15 D are provided.
- the sense amplifier 16 B and the peripheral circuit 17 B are arranged between the row decoder 15 C and the row decoder 15 D arranged in the X direction.
- the sense amplifier 16 B, the peripheral circuit 17 B, the row decoder 15 C, the row decoder 15 D, and the redundancy circuit 18 A are associated with the memory cell array 11 B.
- the redundancy circuit 18 A is arranged between the row decoders 15 A and 15 C arranged in the Y direction and the row decoders 15 B and 15 D arranged in the Y direction.
- the redundancy circuit 18 A may be arranged between the row decoder 15 A and the row decoder 15 B, or between the row decoder 15 C and the row decoder 15 D.
- the redundancy circuit 18 A is arranged between and adjacent to the peripheral circuit 17 A and the peripheral circuit 17 B.
- a switch circuit (not shown) is provided between the peripheral circuit 17 A and the redundancy circuit 18 A, and either one of the peripheral circuit 17 A and the redundancy circuit 18 A is selected by this switch circuit.
- a switch circuit (not shown) is provided between the peripheral circuit 17 B and the redundancy circuit 18 A, and either one of the peripheral circuit 17 B and the redundancy circuit 18 A is selected by this switch circuit.
- the sense amplifier 16 C, the peripheral circuit 17 C, the redundancy circuit 18 B, the row decoder 15 E, and the row decoder 15 F are provided in the upper-right area.
- the sense amplifier 16 C and the peripheral circuit 17 C are arranged between the row decoder 15 E and the row decoder 15 F arranged in the X direction.
- the sense amplifier 16 C, the peripheral circuit 17 C, the row decoder 15 E, the row decoder 15 F, and the redundancy circuit 18 B are associated with the memory cell array 11 C.
- the sense amplifier 16 D, the peripheral circuit 17 D, the row decoder 15 G, and the row decoder 15 H are provided.
- the sense amplifier 16 D and the peripheral circuit 17 D are arranged between the row decoder 15 G and the row decoder 15 H arranged in the X direction.
- the sense amplifier 16 D, the peripheral circuit 17 D, the row decoder 15 G, the row decoder 15 H, and the redundancy circuit 18 B are associated with the memory cell array 11 D.
- the redundancy circuit 18 B is arranged between the row decoders 15 E and 15 G arranged in the Y direction and the row decoders 15 F and 15 H arranged in the Y direction.
- the redundancy circuit 18 B may be arranged between the row decoder 15 E and the row decoder 15 F, or between the row decoder 15 G and the row decoder 15 H.
- the redundancy circuit 18 B is arranged between and adjacent to the peripheral circuit 17 C and the peripheral circuit 17 D.
- a switch circuit (not shown) is provided between the peripheral circuit 17 C and the redundancy circuit 18 B, and either one of the peripheral circuit 17 C and the redundancy circuit 18 B is selected by this switch circuit.
- a switch circuit (not shown) is provided between the peripheral circuit 17 D and the redundancy circuit 18 B, and either one of the peripheral circuit 17 D and the redundancy circuit 18 B is selected by this switch circuit.
- the redundancy circuit 18 A has a configuration equivalent to that of each of the peripheral circuits 17 A and 17 B, and has the same function as that of each of the peripheral circuits 17 A and 17 B.
- the redundancy circuit 18 B has a configuration equivalent to each of the peripheral circuits 17 C and 17 D, and has the same function as that of each of the peripheral circuits 17 C and 17 D. Details of the redundancy circuits 18 A and 18 B will be described later.
- the redundancy circuit 18 A operates instead of the peripheral circuit 17 A or 17 B when there is a failure in the peripheral circuit 17 A or 17 B and the peripheral circuit does not operate properly. That is, if there is a defect in the peripheral circuit 17 A or the peripheral circuit 17 B and the peripheral circuit 17 A or 17 B does not perform well, the failed peripheral circuit 17 A or 17 B is replaced with the redundancy circuit 18 A.
- the redundancy circuit 18 B operates instead of the peripheral circuit 17 C or 17 D when there is a failure in the peripheral circuit 17 C or 17 D and the peripheral circuit does not operate properly. That is, if there is a defect in the peripheral circuit 17 C or the peripheral circuit 17 D and the peripheral circuit 17 C or 17 D does not perform well, the failed peripheral circuit 17 C or 17 D is replaced with the redundancy circuit 18 B.
- the semiconductor memory device 10 is described as an example, but the semiconductor memory device 10 A also has a similar circuit block configuration.
- the semiconductor memory device 10 A is not divided into the peripheral circuit chip 200 and the memory array chip 100 , but the peripheral circuit chip 200 can be regarded as the region 300 in which peripheral circuitry is formed, and the memory array chip 100 can be regarded as the region 400 in which memory cells are formed.
- FIG. 8 is a diagram showing a detailed configuration of the circuit block of the semiconductor memory device 10 .
- FIG. 8 shows configurations of the memory cell array 11 A and peripheral circuitry corresponding to the memory cell array 11 A, etc.
- the semiconductor memory device 10 includes the memory cell array 11 A, the row decoders 15 A and 15 B, the sense amplifier 16 A, a data register 19 , a column decoder 20 , an input/output circuit 21 , a logic control circuit 22 , a ready/busy circuit 23 , column logic control circuits 24 - 1 and 24 - 2 , row logic control circuits 25 - 1 and 25 - 2 , high voltage generators 26 - 1 and 26 - 2 , low voltage generators 27 - 1 and 27 - 2 , a driver 28 , and a sequencer (or a control circuit) 29 .
- the peripheral circuit 17 A shown in FIG. 7 includes, for example, the column logic control circuit 24 - 1 , the row logic control circuit 25 - 1 , the high voltage generator 26 - 1 , and the low voltage generator 27 - 1 .
- the redundancy circuit 18 A includes, for example, the column logic control circuit 24 - 2 , the row logic control circuit 25 - 2 , the high voltage generator 26 - 2 , and the low voltage generator 27 - 2 .
- the redundancy circuit 18 A has a configuration equivalent to that of the peripheral circuit 17 A, and has the same function as that of the peripheral circuit 17 A. That is, the column logic control circuit 24 - 2 has a configuration equivalent to that of the column logic control circuit 24 - 1 , and has the same function as that of the column logic control circuit 24 - 1 . Similarly, the row logic control circuit 25 - 2 has a configuration equivalent to that of the row logic control circuit 25 - 1 , and has the same function as that of the row logic control circuit 25 - 1 .
- the high voltage generator 26 - 2 has a configuration equivalent to that of the high voltage generator 26 - 1 , and has the same function as that of the high voltage generator 26 - 1 .
- the low voltage generator 27 - 2 has a configuration equivalent to that of the low voltage generator 27 - 1 , and has the same function as that of the low voltage generator 27 - 1 .
- the memory cell array 11 A includes one or more blocks BLK 0 , BLK 1 , BLK 2 , . . . , and BLKm.
- Each of the blocks BLK includes a plurality of memory cell transistors associated with rows and columns.
- the memory cell transistors are electrically rewritable nonvolatile memory cells.
- a plurality of word lines, a plurality of bit lines, and a source line are arranged in order to control voltages to be applied to the memory cell transistors.
- block BLK to refer to any one of the blocks BLK 0 to BLKm.
- a specific configuration of the block BLK is as described above.
- the input/output circuit 21 and the logic control circuit 22 are connected to an external device (e.g., a memory controller) (not shown) through a bus.
- the input/output circuit 21 transmits and receives signals DQ (e.g., DQ 0 , DQ 1 , DQ 2 , . . . DQ 7 ) with a memory controller through a bus.
- the logic control circuit 22 receives external control signals from a memory controller through a bus.
- the external control signals include, for example, a chip enable signal CEn, a command latch enable signal CLE, an address latch enable signal ALE, a write enable signal WEn, a read enable signal REn, and a write protect signal WPn. “n” added to the signal name indicates that the signal is active low.
- the chip enable signal CEn enables selection of the semiconductor memory device (NAND-type flash memory) 10 , and is asserted when selecting this semiconductor memory device 10 .
- the command latch enable signal CLE enables latching of a command transmitted as a signal DQ into the input/output circuit 21 .
- the address latch enable signal ALE enables latching of an address transmitted as a signal DQ into the input/output circuit 21 .
- the write enable signal WEn enables storing of data transmitted as a signal DQ in the input/output circuit 21 .
- the read enable signal REn enables outputting, as a signal DQ, data read from the memory cell array 11 A.
- the write protect signal WPn is asserted when prohibiting write and erase for the semiconductor memory device 10 .
- the ready/busy circuit 23 generates a ready/busy signal R/Bn according to control from the sequencer 29 .
- the signal R/Bn indicates whether the semiconductor memory device 10 is in a ready state or in a busy state.
- a ready state indicates a state in which a command from a memory controller can be received.
- a busy state indicates a state in which a command from a memory controller cannot be received.
- the memory controller can know whether the semiconductor memory device 10 is ready or busy by receiving the signal R/Bn from the semiconductor memory device 10 .
- the column logic control circuits 24 - 1 and 24 - 2 receive a column address from the input/output circuit 21 , and decode this column address. Based on a decoding result of the column address, the column logic control circuits 24 - 1 and 24 - 2 set a voltage of the sense amplifier 16 A, and control a voltage to be supplied to the sense amplifier 16 A. The column logic control circuits 24 - 1 and 24 - 2 decode a column address, and based on a decoding result of the column address, select a bit line BL and control a voltage to be supplied to the selected bit line BL.
- the row logic control circuits 25 - 1 and 25 - 2 receive a row address from the input/output circuit 21 , and decode this row address. Based on a decoding result of the row address, the row logic control circuits 25 - 1 and 25 - 2 output a signal to select operation target block and page.
- the row logic control circuits 25 - 1 and 25 - 2 also control voltages to be supplied to the word lines WL and the select gate lines.
- An address includes a row address, and the row address includes, for example, a block address designating an operation target block BLK, and a page address designating an operation target word line within the designated block.
- the sequencer 29 receives a command input from an external device to the input/output circuit 21 , and comprehensively controls the semiconductor memory device 10 in accordance with a sequence based on this command.
- the sequencer 29 controls, for example, the row decoders 15 A and 15 B, the sense amplifier 16 A, the data register 19 , the column decoder 20 , the driver 28 , the column logic control circuits 24 - 1 and 24 - 2 , the row logic control circuits 25 - 1 and 25 - 2 , the high voltage generators 26 - 1 and 26 - 2 , the low voltage generators 27 - 1 and 27 - 2 , etc. to execute a write operation, a read operation, and an erase operation.
- the sequencer 29 controls the driver 28 , the row decoders 15 A and 15 B, the column decoder 20 , the data register 19 , and the sense amplifier 16 A to write data into a plurality of memory cell transistors designated by the address, based on a received write command.
- the sequencer 29 also controls the row decoders 15 A and 15 B, the driver 28 , and the sense amplifier 16 A to read data from a plurality of memory cell transistors designated by the address, based on a received read command.
- the driver 28 receives a plurality of voltages from the high voltage generators 26 - 1 and 26 - 2 and the low voltage generators 27 - 1 and 27 - 2 .
- the driver 28 supplies a plurality of voltages selected, from the voltages supplied from the high voltage generators 26 - 1 and 26 - 2 and the low voltage generators 27 - 1 and 27 - 2 , according to a read operation, a write operation, and an erase operation, to the row decoders 15 A and 15 B through a plurality of signal lines.
- the row decoders 15 A and 15 B select any one of the blocks BLK, and further select a word line in the selected block BLK, based on the decoding result of the row address received from the row logic control circuit 25 - 1 or 25 - 2 . Furthermore, the row decoders 15 A and 15 B transfer a plurality of voltages supplied from the driver 28 to the selected block BLK.
- the column decoder 20 selects a bit line based on the decoding result of the column address received from the column logic control circuit 24 - 1 or 24 - 2 .
- the data register 19 temporarily stores read data or write data.
- the sense amplifier 16 A senses and amplifies data read from the memory cell transistor to the bit line.
- the data register 19 temporarily stores the read data read from the memory cell transistors, and transfers the data to the input/output circuit 21 .
- the data register 19 temporarily stores the write data transferred from the input/output circuit 21 in the data write operation.
- the sense amplifier 16 A transfers the write data stored in the data register 19 to the bit line.
- the semiconductor memory device 10 includes, in addition to the normally used peripheral circuit 17 A or 17 B, the redundancy circuit 18 A used instead of the peripheral circuit 17 A or 17 B if there is a failure in the peripheral circuit 17 A or 17 B. Furthermore, the semiconductor memory device 10 includes, in addition to the peripheral circuit 17 C or 17 D, the redundancy circuit 18 B used instead of the peripheral circuit 17 C or 17 D if there is a failure in the peripheral circuit 17 C or 17 D.
- the semiconductor memory device 10 includes, for example, the column logic control circuit 24 - 1 , the row logic control circuit 25 - 1 , the high voltage generator 26 - 1 , and the low voltage generator 27 - 1 . Furthermore, as the redundancy circuit 18 A of the peripheral circuit 17 A or 17 B, the semiconductor memory device 10 includes the column logic control circuit 24 - 2 , the row logic control circuit 25 - 2 , the high voltage generator 26 - 2 , and the low voltage generator 27 - 2 .
- the circuits in the peripheral circuits 17 A and 17 B are used. For example, if the column logic control circuit 24 - 1 , the row logic control circuit 25 - 1 , the high voltage generator 26 - 1 , and the low voltage generator 27 - 1 operate properly, these circuits are used.
- the circuit in the redundancy circuit 18 A is used instead of the failed circuit.
- the column logic control circuit 24 - 2 is used instead of the column logic control circuit 24 - 1 .
- a circuit connection to the column logic control circuit 24 - 1 is interrupted, and a circuit connection to the column logic control circuit 24 - 2 is executed.
- the row logic control circuit 25 - 2 is used instead of the row logic control circuit 25 - 1 . Specifically, a circuit connection to the row logic control circuit 25 - 1 is interrupted, and a circuit connection to the row logic control circuit 25 - 2 is executed.
- the high voltage generator 26 - 2 is used instead of the high voltage generator 26 - 1 .
- a circuit connection to the high voltage generator 26 - 1 is interrupted, and a circuit connection to the high voltage generator 26 - 2 is executed.
- the high voltage generator 26 - 1 is in an operating state
- the high voltage generator 26 - 2 is in a non-operating state
- the high voltage generator 26 - 1 is in a non-operating state.
- the low voltage generator 27 - 2 is used instead of the low voltage generator 27 - 1 . Specifically, a circuit connection to the low voltage generator 27 - 1 is interrupted, and a circuit connection to the low voltage generator 27 - 2 is executed.
- the storage region is assumed to be a block (hereinafter, referred to as a ROM block) BLK 0 .
- ROM block a block
- the semiconductor memory device 10 is powered on, setting information is read from the ROM block BLK 0 , and various settings are performed in the semiconductor memory device 10 based on this setting information.
- switchover information indicative of switching over the failed peripheral circuit to the redundancy circuit 18 A is stored in the ROM block BLK 0 .
- the sequencer 29 When the semiconductor memory device 10 is powered on, the sequencer 29 reads the switchover information from the ROM block BLK 0 , and based on this switchover information, switches over the failed peripheral circuit 17 A or 17 B to the redundancy circuit 18 A.
- switchover information indicative of switching over the high voltage generator 26 - 1 to the high voltage generator 26 - 2 in the redundancy circuit 18 A is stored in the ROM block BLK 0 .
- the sequencer 29 When the semiconductor memory device 10 is powered on, the sequencer 29 reads the switchover information from the ROM block BLK 0 . Then, the sequencer 29 switches over the high voltage generator 26 - 1 to the high voltage generator 26 - 2 based on this switchover information.
- the switchover from the peripheral circuit 17 A or 17 B to the redundancy circuit 18 A is executed based on the information stored in the storage region (e.g., the ROM block BLK 0 ) in the memory cell array 11 A.
- the reliability of the operation in the semiconductor memory device can be improved.
- a semiconductor memory device includes a memory cell transistor MT provided above a semiconductor substrate, a first voltage generator configured to generate a first voltage to be supplied to the memory cell transistor MT and provided between the semiconductor substrate and the memory cell transistor MT, and a second voltage generator configured to generate the first voltage, provided between the semiconductor substrate and the memory cell transistor MT, and having the same configuration as that of the first voltage generator. Then, if there is a failure in the first voltage generator, the first voltage generator is switched over to the second voltage generator, and the second voltage generator is used.
- the failed first voltage generator can be rescued by the second voltage generator as the redundancy circuit.
- the reliability of the operation in the semiconductor memory device can be improved, and further the yield of the semiconductor memory device can be increased.
- the semiconductor memory device further includes a word line WL electrically connected to a gate of the memory cell transistor MT, a bit line BL electrically connected to an end of the memory cell transistor MT, the row logic control circuit 25 - 1 provided between the semiconductor substrate and the memory cell transistor MT, configured to select a word line WL based on a row address, and configured to control a voltage to be supplied to the selected word line WL, the row logic control circuit 25 - 2 provided between the semiconductor substrate and the memory cell transistor MT and having a circuit configuration equivalent to that of the row logic control circuit 25 - 1 , the column logic control circuit 24 - 1 provided between the semiconductor substrate and the memory cell transistor MT, configured to select a bit line BL based on a column address, and configured to control a voltage to be supplied to the selected bit line BL, and the column logic control circuit 24 - 2 provided between the semiconductor substrate and the memory cell transistor MT and having a circuit configuration equivalent to that of the column logic control circuit 24 - 1 .
- the row logic control circuit 25 - 1 is switched over to the row logic control circuit 25 - 2 . If there is a failure in the column logic control circuit 24 - 1 , the column logic control circuit 24 - 1 is switched over to the column logic control circuit 24 - 2 .
- the failed row logic control circuit 25 - 1 is rescued by the row logic control circuit 25 - 2 as the redundancy circuit.
- the failed column logic control circuit 24 - 1 is rescued by the column logic control circuit 24 - 2 as the redundancy circuit.
- a semiconductor memory device according to the second embodiment will be described.
- a pattern e.g., an alignment mark, a dimension accuracy mark
- a test pattern for a monitor are provided in a region in which the redundancy circuit is arranged, an end region of the semiconductor memory device 10 or 10 A, and a pad region, in the semiconductor memory device 10 shown in FIG. 2 or the semiconductor memory device 10 A shown in FIG. 3 .
- a description will be given of the semiconductor memory device 10 as an example. Note that in the second embodiment, mainly differences from the first embodiment will be described.
- FIG. 9 is a diagram showing a circuit block configuration of the memory array chip 100 in the semiconductor memory device 10 .
- the pad region 13 A is provided to be adjacent to the memory cell arrays 11 B and 11 D.
- a pattern 75 for photolithography and a test pattern 76 for a monitor are provided in the pad region 13 A.
- the pattern 75 for photolithography includes, for example, an alignment mark used for alignment of a photo mask, and a dimension accuracy mark (or, a dimension measurement mark) for evaluating dimension accuracy of the pattern.
- the test pattern 76 for a monitor includes, for example, a TEG (test element group).
- the TEG includes, for example, an element such as a transistor for property evaluation.
- the other configurations are the same as those described in FIG. 6 .
- FIG. 10 is a diagram showing a circuit block configuration of the peripheral circuit chip 200 in the semiconductor memory device 10 .
- the pattern 75 for photolithography and the test pattern 76 for a monitor are provided in the regions in which the redundancy circuits 18 A and 18 B are provided in the peripheral circuit chip 200 according to the first embodiment shown in FIG. 7 .
- the pattern 75 for photolithography and the test pattern 76 for a monitor are arranged between the row decoders 15 A and 15 C arranged in the Y direction, and the row decoders 15 B and 15 D arranged in the Y direction.
- the pattern 75 and the test pattern 76 may be arranged between the row decoder 15 A and the row decoder 15 B, or between the row decoder 15 C and the row decoder 15 D.
- the pattern 75 and the test pattern 76 are arranged between the peripheral circuit 17 A and the peripheral circuit 17 B.
- the pattern 75 for photolithography and the test pattern 76 for a monitor are arranged between the row decoders 15 E and 15 G arranged in the Y direction, and the row decoders 15 F and 15 H arranged in the Y direction.
- the pattern 75 and the test pattern 76 may be arranged between the row decoder 15 E and the row decoder 15 F, or between the row decoder 15 G and the row decoder 15 H.
- the pattern 75 and the test pattern 76 are arranged between the peripheral circuit 17 C and the peripheral circuit 17 D.
- the pattern 75 for photolithography and the test pattern 76 for a monitor are provided in end regions adjacent to the sense amplifiers 16 A and 16 C.
- the pattern 75 and the test pattern 76 are each arranged between the row decoder 15 A and the row decoder 15 B, and between the row decoder 15 E and the row decoder 15 F.
- FIG. 11 is a plan view showing an example of alignment marks provided in the peripheral circuit chip 200 in the semiconductor memory device 10 .
- a pattern 75 A is arranged at a portion corresponding to each side of a rectangle, and patterns 75 B are arranged outside the patterns 75 A with a predetermined space therebetween.
- the patterns 75 B are aligned to make the spaces between the patterns 75 A and the patterns 75 B equal.
- FIG. 12 is a cross-sectional view taken along a line B-B in FIG. 10 and showing an example of a TEG provided in the peripheral circuit chip 200 .
- a source region 80 A, a drain region 80 A, and element isolation regions 80 B are provided in a semiconductor substrate 50 .
- a gate insulating layer 81 is provided on the semiconductor substrate 50 between the source region 80 A and the drain region 80 A in the positive direction of the Z direction, and a gate electrode 82 is provided on the gate insulating layer 81 .
- An nMOS transistor or pMOS transistor TR constituting the TEG includes the source region 80 A, the drain region 80 A, a semiconductor layer of the semiconductor substrate 50 , the gate insulating layer 81 , and the gate electrode 82 .
- Vias 83 are provided on the source region 80 A and the drain region 80 A, respectively, in the positive direction of the Z direction, and conductive layers 84 are provided on the vias 83 , respectively.
- a via 85 and a conductive pad 86 are provided in this order in the positive direction of the Z direction on each of the conductive layers 84 .
- An insulating layer 87 is provided on the conductive pad 86 in the positive direction of the Z direction.
- Conductive layers 88 and 89 are provided in this order in the positive direction of the Z direction on the insulating layer 87 through insulating layers.
- the conductive pad 86 is covered by the insulating layer 87 , and is not electrically connected to an upper-layer interconnect (e.g., the conductive layer 88 ) or an external terminal.
- the reliability of the operation in the semiconductor memory device can be improved in the same manner as the above-described first embodiment.
- FIG. 13 is a plan view showing chips arranged in one reticulum of a wafer in a manufacturing process of a semiconductor memory device as a comparative example.
- a plurality of semiconductor memory devices hereinafter, referred to as chips
- Dicing lines 202 for cutting the chips individually are provided between the chips.
- the patterns e.g., alignment marks and dimension accuracy marks
- the test patterns for a monitor are arranged.
- a width of the dicing lines 202 can be made small technologically, but there is a limit to the reduction of the dicing lines 202 since areas for arranging the patterns for photolithography and the test patterns for a monitor are required. In addition, since areas on the dicing lines 202 are limited, there is a restriction on the patterns for photolithography and the test patterns that can be arranged therein. Thus, a pattern for photolithography and a test pattern for a monitor that are high-performance or can obtain a large amount of information often cannot be arranged.
- the regions on the dicing lines 202 required for arranging the patterns 75 for photolithography and the test patterns 76 for a monitor can be reduced and the width of the dicing lines 202 can be reduced.
- the width of the dicing lines 202 can be reduced, the number of chips per wafer can be increased, and the cost of a product (i.e., the semiconductor memory device) can be reduced.
- the chip regions inside the dicing lines 202 as the regions for arranging the patterns 75 for photolithography and the test patterns 76 for a monitor, it is possible to arrange a pattern for photolithography and a test pattern for a monitor that are high-performance or can obtain a large amount of information and thus cannot be arranged on the dicing lines 202 .
- the reliability of the operation in the semiconductor memory device can be improved according to the second embodiment. Furthermore, the number of chips (semiconductor memory devices) per wafer can be increased, and the cost of the semiconductor memory devices can be reduced.
- the semiconductor memory device 10 in which the memory array chip 100 and the peripheral circuit chip 200 are bonded together as shown in FIG. 2 is described as an example, but the configuration is not limited thereto.
- This suggestion is applicable to the semiconductor memory device 10 A as shown in FIG. 3 in which the region 300 in which peripheral circuitry is formed and the region 400 in which memory cells are formed on the region 300 are provided on one semiconductor substrate 30 .
- the semiconductor memory device 10 in which the memory array chip 100 and the peripheral circuit chip 200 are bonded together, and the semiconductor memory device 10 A in which the region 300 in which peripheral circuitry is formed and the region 400 in which memory cells are formed on the region 300 are stacked on one semiconductor substrate 30 , are described as examples, but the configuration is not limited thereto. This suggestion is applicable to semiconductor memory devices having other structures.
- the semiconductor memory device is a NAND flash memory.
- the embodiments are not limited to NAND flash memories, but may be applicable to any type of semiconductor memory as well as various storage devices other than semiconductor memories.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Multimedia (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
Description
- This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2019-169371, filed Sep. 18, 2019, the entire contents of which are incorporated herein by reference.
- Embodiments described herein relate generally to a semiconductor memory device.
- A semiconductor memory device with three-dimensionally arranged memory cells is known.
-
FIG. 1 is a diagram showing a plan layout of a semiconductor memory device according to a first embodiment. -
FIG. 2 is a cross-sectional view taken along a line A-A inFIG. 1 . -
FIG. 3 is a cross-sectional view showing another exemplary structure of the semiconductor memory device according to the first embodiment. -
FIG. 4 is a circuit diagram of a block in a memory cell array in the first embodiment. -
FIG. 5 is a cross-sectional view of a memory pillar in the memory cell array in the first embodiment. -
FIG. 6 is a diagram showing a circuit block configuration of a memory array chip in the first embodiment. -
FIG. 7 is a diagram showing a circuit block configuration of a peripheral circuit chip in the first embodiment. -
FIG. 8 is a diagram showing a detailed configuration of a circuit block in the semiconductor memory device according to the first embodiment. -
FIG. 9 is a diagram showing a circuit block configuration of a memory array chip in a semiconductor memory device according to a second embodiment. -
FIG. 10 is a diagram showing a circuit block configuration of a peripheral circuit chip in the semiconductor memory device according to the second embodiment. -
FIG. 11 is a plan view showing an alignment mark provided in the peripheral circuit chip in the semiconductor memory device according to the second embodiment. -
FIG. 12 is a cross-sectional view showing an example of a TEG provided in the peripheral circuit chip in the semiconductor memory device according to the second embodiment. -
FIG. 13 is a plan view showing chips arranged in one reticulum of a wafer in a manufacturing process of a semiconductor memory device of a comparative example. - In general, according to one embodiment, a semiconductor memory device includes a memory cell, a first voltage generator and a second voltage generator. The memory cell is provided above a substrate. The first voltage generator is provided between the substrate and the memory cell. The first voltage generator is configured to generate a first voltage to be supplied to the memory cell. The second voltage generator is provided between the substrate and the memory cell. The second voltage generator is configured to generate the first voltage and have a circuit configuration equivalent to the first voltage generator.
- Hereinafter, embodiments will be explained with reference to the accompanying drawings. In the descriptions below, the same reference symbols may be used for components having substantially the same functions and configurations. Also, each embodiment will be set forth as an example of devices or methods for embodying the technical idea of the embodiment. The embodiments are not limited to the materials, shapes, structures, arrangement, or the like of the components which will be described.
- The description will assume an instance where the semiconductor memory device is a three-dimensionally stacked NAND flash memory that includes memory cell transistors stacked above a semiconductor substrate. In this specification, a memory cell transistor may be referred to as a memory cell.
- A semiconductor memory device according to the first embodiment will be described below.
- 1.1 Configuration of Semiconductor Memory Device
- First, an exemplary configuration of the semiconductor memory device according to the first embodiment will be described with reference to
FIG. 1 .FIG. 1 is a diagram showing an example of a plan layout of the semiconductor memory device according to the first embodiment.FIG. 1 and subsequent drawings assume two directions orthogonal to each other and parallel to a semiconductor substrate surface (or a wafer plane) to be X and Y directions, and a direction orthogonal to (or intersecting) a plane (X-Y plane) including these X and Y directions to be a Z direction. For example, the X direction corresponds to an extension direction of a word line WL to be described later, the Y direction corresponds to an extension direction of a bit line BL, and the Z direction corresponds to a direction orthogonal to the semiconductor substrate surface of asemiconductor memory device 10. - As shown in
FIG. 1 , thesemiconductor memory device 10 includes, for example, amemory array chip 100 and aperipheral circuit chip 200. - The
memory array chip 100 includesmemory cell arrays hookup regions pad region 13A. Theperipheral circuit chip 200 manages communications with a memory controller (not shown) provided outside. Theperipheral circuit chip 200 includesperipheral circuit regions row decoders pad region 13B. Theperipheral circuit regions 14A to 14D and therow decoders 15A to 15H control thememory cell arrays 11A to 11D in thememory array chip 100. - The
memory array chip 100 and theperipheral circuit chip 200 are respectively formed by different semiconductor substrates. An electrode pad of a surface of thememory array chip 100 is arranged to be opposed to an electrode pad of a surface of theperipheral circuit chip 200, and the electrode pad of thememory array chip 100 and the electrode pad of theperipheral circuit chip 200 are bonded together. Thereby, one semiconductor memory device (semiconductor memory chip) 10 is formed. - In the
memory array chip 100, each of thememory cell arrays 11A to 11D can execute different operations in parallel. Thememory cell array 11A is arranged between thehookup region 12A and thehookup region 12B arranged in the X direction. Similarly, thememory cell array 11B is arranged between thehookup region 12C and thehookup region 12D, thememory cell array 11C is arranged between thehookup region 12E and thehookup region 12F, and thememory cell array 11D is arranged between thehookup region 12G and thehookup region 12H. - The
hookup regions memory cell array 11A provided in thememory array chip 100 and therow decoders peripheral circuit chip 200. Similarly, thehookup regions memory cell array 11B and therow decoders hookup regions memory cell array 11C and therow decoders hookup regions memory cell array 11D and therow decoders - Pads used for connection between the
peripheral circuit chip 200 and the memory controller are provided in thepad region 13A. Thepad region 13A is provided to extend in the X direction, and for example, to be adjacent to thememory cell arrays - In the
peripheral circuit chip 200, therow decoders 15A to 15H are provided to be overlapped with or opposed to thehookup regions 12A to 12H of thememory array chip 100, respectively. For example, therow decoders memory cell array 11A. Similarly, therow decoders memory cell array 11B. Therow decoders memory cell array 11C. Therow decoders memory cell array 11D. - The
peripheral circuit region 14A is, for example, provided between therow decoders peripheral circuit region 14B is, for example, provided between therow decoders peripheral circuit region 14C is, for example, provided between therow decoders peripheral circuit region 14D is, for example, provided between therow decoders peripheral circuit regions 14A to 14D includes, for example, a sense amplifier, a peripheral circuit, and a redundancy circuit, to be described later. - The
pad region 13B is provided to be adjacent to theperipheral circuit regions pad region 13A of thememory array chip 100. In thepad region 13B, for example, interconnects and so on drawn out from peripheral circuits included in theperipheral circuit regions 14A to 14D are arranged. These interconnects are drawn out to an upper surface of thesemiconductor memory device 10 by vias and pads. - In the following descriptions, the
memory cell array 11A will be described, but the same description as thememory cell array 11A applies to each of thememory cell arrays 11B to 11D. - Next, a cross-sectional structure of the
semiconductor memory device 10 will be described with reference toFIG. 2 .FIG. 2 is a cross-sectional view taken along a line A-A inFIG. 1 , and is a cross-sectional view along the X-Z plane including thememory cell array 11A.FIG. 2 shows a cross-sectional structure including thememory cell array 11A, but a cross-sectional structure including each of thememory cell arrays 11B to 11D is similar to the cross-sectional structure shown inFIG. 2 . InFIG. 2 , interlayer insulating layers between conductive layers are omitted. In the cross-sectional views ofFIG. 2 and after, an arrow direction of the Z direction is referred to as a positive direction, and a direction opposite to the arrow direction of the Z direction is referred to as a negative direction. In addition, “above” and “below” in the following descriptions correspond to an upper direction and a lower direction in each drawing, respectively. - As shown in
FIG. 2 , thesemiconductor memory device 10 includes a structure in which thememory array chip 100 and theperipheral circuit chip 200 are bonded together. - A cross-sectional structure of the
memory array chip 100 will be described in detail below. - A
conductive layer 31 is provided on asemiconductor substrate 30 through an insulating layer in the negative direction of the Z direction. A stack in which aconductive layer 32, a plurality ofconductive layers 33, and aconductive layer 34 are stacked through insulating layers in the negative direction of the Z direction is provided on theconductive layer 31. Theconductive layers 31 to 34 extend in the X direction. Theconductive layers 31 to 34 each have a plate shape along (or parallel to) the X-Y plane (or thesemiconductor substrate 30 plane). - The
conductive layer 31 functions as a source line SL. Theconductive layer 32 functions as a select gate line SGS. Theconductive layers 33 function as a plurality of word lines WL0 to WL7, respectively. InFIG. 2 , twoconductive layers 33 are shown, and the remainingconductive layers 33 are omitted. Theconductive layer 34 functions as a select gate line SGD. Theconductive layers 31 to 34 include, for example, tungsten (W) or polycrystalline silicon. Thesemiconductor substrate 30 includes, for example, a silicon substrate and an epitaxial layer of silicon. - A plurality of memory pillars MP each having a columnar shape are provided in a stack including the
conductive layers 32 to 34. Each of the memory pillars MP extends in the Z direction. Each of the memory pillars MP is arranged to penetrate theconductive layers 32 to 34 in the Z direction (or a stacking direction), and reaches theconductive layer 31 through theconductive layer 34. Namely, the memory pillar MP is connected to the source line SL through the select gate line SGD, the word lines WL0 to WL7, and the select gate line SGS. - A contact plug CP1 is provided on the memory pillar MP in the negative direction of the Z direction. A via 35A, a
conductive layer 36A, a via 37A, aconductive layer 38A, a via 39A, and aconductive pad 40A are provided in this order in the negative direction of the Z direction on the contact plug CP1. Here, an example in which two conductive layers (or interconnect layers, pads) 36A and 38A are provided below the memory pillar MP is indicated, but the number of conductive layers provided below the memory pillar MP is discretionary. - A via 35B is provided at an end portion of each of the
conductive layers 32 to 34 extending in the X direction through a contact plug CP2. Aconductive layer 36B, a via 37B, aconductive layer 38B, a via 39B, and aconductive pad 40B are provided in this order in the negative direction of the Z direction on the via 35B. - A cross-sectional structure of the
peripheral circuit chip 200 will be described in detail below. - For example, CMOS circuits CM including n-channel MOS field-effect transistors (hereinafter, referred to as nMOS transistors) and p-channel MOS field-effect transistors (hereinafter, referred to as pMOS transistors) are provided on the
semiconductor substrate 50. The peripheral circuit in theperipheral circuit region 14A and therow decoders semiconductor substrate 50 may include, for example, a silicon substrate and an epitaxial layer of silicon. - As shown in
FIG. 2 ,source regions 50A,drain regions 50A, andelement isolation regions 50B are provided in thesemiconductor substrate 50. Agate insulating layer 51 is provided on thesemiconductor substrate 50 between thesource region 50A and thedrain region 50A in the positive direction of the Z direction, and agate electrode 52 is provided on thegate insulating layer 51. Each of the nMOS transistor and the pMOS transistor includes thesource region 50A, thedrain region 50A, a semiconductor layer of thesemiconductor substrate 50, thegate insulating layer 51, and thegate electrode 52. -
Vias 53A are provided on thesource region 50A and thedrain region 50A, respectively, in the positive direction of the Z direction, andconductive layers 54A are provided on thevias 53A, respectively. A via 55A, aconductive layer 56A, a via 57A, aconductive layer 58A, a via 59A, and aconductive pad 60A are provided in this order in the positive direction of the Z direction on theconductive layer 54A. Theconductive pad 60A is arranged on the surface of theperipheral circuit chip 200 in the positive direction of the Z direction. Here, an example in which three conductive layers (or interconnect layers, pads) 54A, 56A, and 58A are provided above the nMOS transistor and the pMOS transistor is indicated, but the number of conductive layers provided above the nMOS transistor and the pMOS transistor is discretionary. - The vias 53B are provided on the
other source region 50A and drainregion 50A, respectively, in the positive direction of the Z direction, and theconductive layers 54B are provided on thevias 53B, respectively. A via 55B, aconductive layer 56B, a via 57B, aconductive layer 58B, a via 59B, and aconductive pad 60B are provided in this order in the positive direction of the Z direction on theconductive layer 54B. Theconductive pad 60B is arranged on the surface of theperipheral circuit chip 200 in the positive direction of the Z direction. Here, an example in which three conductive layers (or interconnect layers, pads) 54B, 56B, and 58B are provided above the nMOS transistor and the pMOS transistor is indicated, but the number of conductive layers provided above the nMOS transistor and the pMOS transistor is discretionary. - The
memory array chip 100 and theperipheral circuit chip 200 are such that, for example, the conductive pads are bonded together to be opposed to each other, including theconductive pad 40A with theconductive pad 60A, and theconductive pad 40B with theconductive pad 60B. Thereby, the conductive pads of thememory array chip 100 and theperipheral circuit chip 200 including theconductive pad 40A with theconductive pad 60A, and theconductive pad 40B with theconductive pad 60B, are joined together and electrically connected. - Next, another exemplary structure of the semiconductor memory device according to the first embodiment will be described with reference to
FIG. 3 . InFIG. 2 , thesemiconductor memory device 10 in which thememory array chip 100 and theperipheral circuit chip 200 are bonded is described as an example, but the configuration is not limited thereto. This suggestion is applicable to semiconductor memory devices having other structures. -
FIG. 3 is a cross-sectional view showing another exemplary structure of the semiconductor memory device according to the first embodiment. For example, this suggestion is also applicable to asemiconductor memory device 10A with aregion 300 in which peripheral circuitry is formed on thesemiconductor substrate 30, and aregion 400 in which a memory cell is formed on theregion 300, as shown inFIG. 3 . InFIG. 3 , interlayer insulating layers between the conductive layers are omitted. - Hereinafter, a cross-sectional structure of the
region 300 in which peripheral circuitry is formed is described. - For example, CMOS circuits CM including nMOS transistors and pMOS transistors are provided in the
semiconductor substrate 30. Thesource regions 50A, thedrain regions 50A, and theelement isolation regions 50B are provided in thesemiconductor substrate 30. Thegate insulating layer 51 is provided on thesemiconductor substrate 30 between thesource region 50A and thedrain region 50A in the positive direction of the Z direction, and thegate electrode 52 is provided on thegate insulating layer 51. Each of the nMOS transistor and the pMOS transistor includes thesource region 50A, thedrain region 50A, a semiconductor layer of thesemiconductor substrate 30, thegate insulating layer 51, and thegate electrode 52. - The
vias 53A are provided on thesource region 50A and thedrain region 50A, respectively, in the positive direction of the Z direction, and theconductive layers 54A are provided on thevias 53A, respectively. The via 55A, theconductive layer 56A, the via 57A, and theconductive layer 58A are provided in this order in the positive direction of the Z direction on theconductive layer 54A. A contact plug CP3 is provided on theconductive layer 58A in the Z direction. The contact plug CP3 is arranged to penetrate theconductive layers 31 to 34 in the Z direction. Furthermore, a via 35C is provided on the contact plug CP3 in the Z direction. For example, the via 35C is electrically connected to theconductive layer 36A (or the bit line BL) through interconnect layers and vias (not shown). - The vias 53B are provided on the
other source region 50A and drainregion 50A, respectively, in the positive direction of the Z direction, and theconductive layers 54B are provided on thevias 53B, respectively. The via 55B, theconductive layer 56B, the via 57B, and theconductive layer 58B are provided in this order in the positive direction of the Z direction on theconductive layer 54B. For example, theconductive layer 58B is electrically connected to the via 35B through interconnect layers and vias (not shown). - Hereinafter, a cross-sectional structure of the
region 400 in which memory cells are formed is described. - The
region 400 is provided above theregion 300. A plurality of memory pillars MP each having a columnar shape are provided in a stack including theconductive layers 32 to 34 above theregion 300 on thesemiconductor substrate 30. Each memory pillar MP extends in the Z direction, and is arranged to penetrate theconductive layers 32 to 34 in the Z direction. - The contact plug CP1 is provided on the memory pillar MP in the positive direction of the Z direction. The via 35A and the
conductive layer 36A are provided on the contact plug CP1 in this order in the positive direction of the Z direction. The memory pillars MP will be described in more detail later. - At an end portion of each of the
conductive layers 32 to 34 extending in the X direction, the via 35B is provided through the contact plug CP2 in the positive direction of the Z direction. - Next, a circuit configuration of the
memory cell array 11A will be described with reference toFIG. 4 . Thememory cell array 11A includes a plurality of blocks BLK0 to BLKm (m is an integer of 0 or more). Description will now be given of the circuit configuration of one block BLK, but the circuit configurations of the other blocks are the same. Furthermore, the circuit configuration of each of thememory cell arrays 11B to 11D is the same as that of thememory cell array 11A. -
FIG. 4 is a circuit diagram of one block BLK in thememory cell array 11A. The block BLK includes, for example, a plurality of string units SU0 to SU3. Here, an example in which the block BLK includes the string units SU0 to SU3 is indicated, but the number of string units included in the block BLK can be set discretionarily. In principle, the following description will use “string unit SU” to refer to any one of the string units SU0 to SU3. Each of the string units SU0 to SU3 includes NAND strings (or memory strings) NS. The number of the NAND strings NS included in one string unit SU can be set discretionarily. - The NAND strings NS each include a plurality of memory cell transistors MT0 to MT7, and select transistors ST1 and ST2. Here, for ease of explanation, an example in which the NAND string NS includes eight memory cell transistors MT0 to MT7 and two select transistors ST1 and ST2 is indicated, but the number of memory cell transistors and that of select transistors included in the NAND string NS can be set discretionarily. In principle, the following description will use “memory cell transistor MT” to refer to any one of the memory cell transistors MT0 to MT7.
- Each of the memory cell transistors MT0 to MT7 includes a control gate and a charge storage layer, and stores data in a nonvolatile manner. The memory cell transistors MT0 to MT7 are connected in series between the source of the select transistor ST1 and the drain of the select transistor ST2.
- The memory cell transistor MT is capable of storing data of 1 bit or data of 2 bits or more. The memory cell transistor MT may be of a MONOS (metal-oxide-nitride-oxide-silicon) type using insulating films for charge storage layers, or an FG (floating gate) type using conductive layers for charge storage layers.
- Gates of a plurality of select transistors ST1 included in the string unit SU0 are connected to a select gate line SGD0. Similarly, gates of the select transistors ST1 of each of the string units SU1 to SU3 are connected to select gate lines SGD1 to SGD3, respectively. Each of the select gate lines SGD0 to SGD3 is independently controlled by a row decoder.
- Gates of a plurality of select transistors ST2 included in the string unit SU0 are connected to a select gate line SGS. Similarly, gates of the select transistors ST2 of each of the string units SU1 to SU3 are connected to the select gate line SGS. To the gates of the select transistors ST2 of the string units SU0 to SU3 included in the block BLK, individual select gate lines SGS, i.e., select gate lines SGS0 to SGS3, may be connected, respectively. The select transistors ST1 and ST2 are used to select a string unit SU when performing various operations.
- The control gates of the memory cell transistors MT0 to MT7 included in the block BLK are connected to the word lines WL0 to WL7, respectively. Each of the word lines WL0 to WL7 is independently controlled by a row decoder.
- Each of the bit lines BL0 to BLi (i is an integer of 0 or more) is connected to a plurality of blocks BLK, and connected to one NAND string NS within each string unit SU included in the blocks BLK. That is, each of the bit lines BL0 to BLi is connected to the drains of the select transistors ST1 in a plurality of NAND strings NS arranged on the same column among the NAND strings NS arranged in a matrix within the block BLK. The source line SL is connected to a plurality of blocks BLK. That is, the source line SL is connected to the sources of the select transistors ST2 included in the block BLK.
- In short, one string unit SU includes the NAND strings NS connected to different bit lines BL and the same select gate line SGD. The block BLK includes the string units SU sharing the word lines WL. Furthermore, the
memory cell array 11A includes the blocks BLK sharing the bit lines BL. - A block BLK is, for example, a unit of data erasure. That is, data stored in the memory cell transistors MT included in the same block BLK is erased at once. Note that data may be erased in string units SU, or in a unit smaller than one string unit SU.
- A group of memory cell transistors MT connected to a common word line WL within one string unit SU is called a “cell unit CU”. A collection of 1-bit data items respectively stored in the memory cell transistors MT included in the cell unit CU is called a “page”. The cell unit CU varies its storage capacity depending on the number of bits of data stored each of by the memory cell transistors MT. For example, the cell unit CU stores 1-page data when each memory cell transistor MT is adapted to store 1-bit data, stores 2-page data when each memory cell transistor MT is adapted to store 2-bit data, and stores 3-page data when each memory cell transistor MT is adapted to store 3-bit data.
- Write and read operations for the cell unit CU are performed in units of a page. In other words, write and read operations are performed at once for a group of memory cell transistors MT connected to one word line WL arranged in one string unit SU.
- Moreover, the
memory cell arrays 11A to 11D may adopt other structures. For such structures of thememory cell arrays 11A to 11D, for example, reference may be made to the disclosure in U.S. patent application Ser. No. 12/407,403 filed Mar. 19, 2009 and titled “THREE DIMENSIONAL STACKED NONVOLATILE SEMICONDUCTOR MEMORY”. Reference may also be made to the disclosure in U.S. patent application Ser. No. 12/406,524 filed Mar. 18, 2009 and titled “THREE DIMENSIONAL STACKED NONVOLATILE SEMICONDUCTOR MEMORY”, the disclosure in U.S. patent application Ser. No. 12/679,991 filed Mar. 25, 2010 and titled “NON-VOLATILE SEMICONDUCTOR STORAGE DEVICE AND METHOD OF MANUFACTURING THE SAME”, and the disclosure in U.S. patent application Ser. No. 12/532,030 filed Mar. 23, 2009 and titled “SEMICONDUCTOR MEMORY AND METHOD FOR MANUFACTURING SAME”. The entire contents of these applications are incorporated herein by reference. - Next, description will be given of a cross-sectional structure of the memory pillars MP (or, the NAND strings NS) in the
memory cell array 11A, with reference toFIG. 5 . In the following descriptions, the memory pillars MP in thememory cell array 11A will be described, but the same description applies to the memory pillars MP in each of thememory cell arrays 11B to 11D. The memory pillars MP each include the memory cell transistors MT0 to MT7 and the select transistors ST1 and ST2. -
FIG. 5 is a cross-sectional view of the memory pillars MP in thememory cell array 11A according to the first embodiment.FIG. 5 shows a 180-degree rotated state of the memory pillars MP shown inFIG. 2 , and a non-rotated state of the memory pillars MP shown inFIG. 3 . InFIG. 5 , interlayer insulating layers between the conductive layers are omitted. - As shown in
FIG. 5 , thememory cell array 11A includes thesemiconductor substrate 30, theconductive layers 31 to 34, the memory pillars MP, the contact plug CP1, the via 35A, and theconductive layer 36A. Theconductive layer 31 is provided above thesemiconductor substrate 30. Theconductive layer 31 is of a flat plate shape along the X-Y plane, and functions as the source line SL. A main surface of thesemiconductor substrate 30 corresponds to the X-Y plane. - A plurality of slits SLT along the X-Z plane are arranged in the Y direction on the
conductive layer 31. A structure (or a stack) between the adjacent slits SLT on theconductive layer 31, for example, corresponds to one string unit SU. - The
conductive layer 32, theconductive layers 33, theconductive layer 34, and theconductive layer 36A are located between the adjacent slits SLT on theconductive layer 31, and sequentially provided in this order from the bottom. Among these conductive layers, the conductive layers adjacent in the Z direction are stacked with an interlayer insulating layer therebetween. Each of theconductive layers 32 to 34 is of a flat plate shape along the X-Y plane. Theconductive layer 32 functions as the select gate line SGS. Theconductive layers 33 function as the word lines WL0 to WL7, respectively, from the bottom. Theconductive layer 34 functions as the select gate line SGD. Theconductive layers 31 to 34 include, for example, tungsten (W) or polycrystalline silicon. - The memory pillars MP are arranged in, for example, a staggered pattern in the X and Y directions. Each of the memory pillars MP extends (or penetrates) in the Z direction through the stack between the slits SLT. Each of the memory pillars MP penetrates through the
conductive layers conductive layer 34 and reach the upper surface of theconductive layer 31. Each of the memory pillars MP functions as one NAND string NS. - The memory pillars MP each include, for example, a
block insulating layer 71, acharge storage layer 72, a tunnel insulating layer (also referred to as a tunnel insulating film) 73, and asemiconductor layer 74. More specifically, theblock insulating layer 71 is disposed on the inner wall of a memory hole for forming each memory pillar MP. Thecharge storage layer 72 is disposed on the inner wall of theblock insulating layer 71. Thetunnel insulating layer 73 is disposed on the inner wall of thecharge storage layer 72. Further, thesemiconductor layer 74 is provided further inside than thetunnel insulating layer 73. The memory pillars MP may also adopt a structure in which a core insulating layer is arranged within thesemiconductor layer 74. - With the structure of each memory pillar MP as described, a portion where the memory pillar MP intersects the
conductive layer 32 functions as the select transistor ST2. Portions where the memory pillar MP intersects theconductive layers 33 function as the memory cell transistors MT0 to MT7, respectively. Further, a portion where the memory pillar MP intersects theconductive layer 34 functions as the select transistor ST1. - The
semiconductor layer 74 functions as a channel layer for the memory cell transistors MT and the select transistors ST1 and ST2. A current path of the NAND string NS is formed within thesemiconductor layer 74. - The
charge storage layer 72 has a function of storing electric charges injected from thesemiconductor layer 74 in the memory cell transistor MT. Thecharge storage layer 72 includes, for example, a silicon nitride layer. - The
tunnel insulating layer 73 functions as a potential barrier when electric charges are injected from thesemiconductor layer 74 into thecharge storage layer 72 or when electric charges stored in thecharge storage layer 72 are released to thesemiconductor layer 74. Thetunnel insulating layer 73 includes, for example, a silicon oxide layer. - The
block insulating layer 71 prevents electric charges stored in thecharge storage layer 72 from being released to the conductive layers 33 (word lines WL). Theblock insulating layer 71 includes, for example, a silicon oxide layer and a silicon nitride layer. - The
conductive layer 36A is provided on the upper surface of the memory pillar MP through the contact plug CP1 and the via 35A. Theconductive layer 36A is an interconnect layer in a linear shape extending in the Y direction, and functions as the bit line BL. More than oneconductive layer 36A is arranged in the X direction, and each is electrically connected to the corresponding single memory pillar MP for one string unit SU. More specifically, for each string unit SU, the contact plug CP1 is provided on thesemiconductor layer 74 in one memory pillar MP, the via 35A is provided on the contact plug CP1, and oneconductive layer 36A is provided on the via 35A. Theconductive layer 36A includes, for example, copper (Cu) or aluminum (Al), and tungsten (W). The contact plug CP1 and the via 35A include a conductive layer, e.g., tungsten (W). - The numbers of the word lines WL and the select gate lines SGD and SGS are not limited to the above-described numbers, and are changed according to the numbers of the memory cell transistors MT and the select transistors ST1 and ST2, respectively. The select gate line SGS may be constituted by conductive layers provided in respective layers. The select gate line SGD may be constituted by conductive layers provided in respective layers.
- Next, a circuit block configuration of the semiconductor memory device 10 (or 10A) according to the first embodiment will be described with reference to
FIGS. 6 and 7 . Thesemiconductor memory device 10 comprises a peripheral circuit for a memory cell array, and a redundancy circuit with which this peripheral circuit is replaced when the peripheral circuit is not performing well. -
FIG. 6 is a diagram showing a circuit block configuration of thememory array chip 100 in thesemiconductor memory device 10 according to the first embodiment. - As described above, the
memory cell array 11A is arranged between thehookup region 12A and thehookup region 12B. Similarly, thememory cell array 11B is arranged between thehookup region 12C and thehookup region 12D, thememory cell array 11C is arranged between thehookup region 12E and thehookup region 12F, and thememory cell array 11D is arranged between thehookup region 12G and thehookup region 12H. Thepad region 13A is provided to be adjacent to thememory cell arrays -
FIG. 7 is a diagram showing a circuit block configuration of theperipheral circuit chip 200 in thesemiconductor memory device 10 according to the first embodiment. - The
peripheral circuit chip 200 includessense amplifiers 16A to 16D,peripheral circuits 17A to 17D,redundancy circuits row decoders 15A to 15H, and thepad region 13B. - In a top view shown in
FIG. 7 , thesense amplifier 16A, theperipheral circuit 17A, theredundancy circuit 18A, therow decoder 15A, and therow decoder 15B are provided in the upper-left area. Thesense amplifier 16A and theperipheral circuit 17A are arranged between therow decoder 15A and therow decoder 15B arranged in the X direction. Thesense amplifier 16A, theperipheral circuit 17A, therow decoder 15A, therow decoder 15B, and theredundancy circuit 18A are associated with thememory cell array 11A. - In the lower-left area, the
sense amplifier 16B, theperipheral circuit 17B, therow decoder 15C, and therow decoder 15D are provided. Thesense amplifier 16B and theperipheral circuit 17B are arranged between therow decoder 15C and therow decoder 15D arranged in the X direction. Thesense amplifier 16B, theperipheral circuit 17B, therow decoder 15C, therow decoder 15D, and theredundancy circuit 18A are associated with thememory cell array 11B. - The
redundancy circuit 18A is arranged between therow decoders row decoders redundancy circuit 18A may be arranged between therow decoder 15A and therow decoder 15B, or between therow decoder 15C and therow decoder 15D. Furthermore, theredundancy circuit 18A is arranged between and adjacent to theperipheral circuit 17A and theperipheral circuit 17B. - For example, a switch circuit (not shown) is provided between the
peripheral circuit 17A and theredundancy circuit 18A, and either one of theperipheral circuit 17A and theredundancy circuit 18A is selected by this switch circuit. A switch circuit (not shown) is provided between theperipheral circuit 17B and theredundancy circuit 18A, and either one of theperipheral circuit 17B and theredundancy circuit 18A is selected by this switch circuit. - In the top view shown in
FIG. 7 , thesense amplifier 16C, theperipheral circuit 17C, theredundancy circuit 18B, therow decoder 15E, and therow decoder 15F are provided in the upper-right area. Thesense amplifier 16C and theperipheral circuit 17C are arranged between therow decoder 15E and therow decoder 15F arranged in the X direction. Thesense amplifier 16C, theperipheral circuit 17C, therow decoder 15E, therow decoder 15F, and theredundancy circuit 18B are associated with thememory cell array 11C. - In the lower-right area, the
sense amplifier 16D, theperipheral circuit 17D, therow decoder 15G, and therow decoder 15H are provided. Thesense amplifier 16D and theperipheral circuit 17D are arranged between therow decoder 15G and therow decoder 15H arranged in the X direction. Thesense amplifier 16D, theperipheral circuit 17D, therow decoder 15G, therow decoder 15H, and theredundancy circuit 18B are associated with thememory cell array 11D. - The
redundancy circuit 18B is arranged between therow decoders row decoders redundancy circuit 18B may be arranged between therow decoder 15E and therow decoder 15F, or between therow decoder 15G and therow decoder 15H. Furthermore, theredundancy circuit 18B is arranged between and adjacent to theperipheral circuit 17C and theperipheral circuit 17D. - For example, a switch circuit (not shown) is provided between the
peripheral circuit 17C and theredundancy circuit 18B, and either one of theperipheral circuit 17C and theredundancy circuit 18B is selected by this switch circuit. A switch circuit (not shown) is provided between theperipheral circuit 17D and theredundancy circuit 18B, and either one of theperipheral circuit 17D and theredundancy circuit 18B is selected by this switch circuit. - The
redundancy circuit 18A has a configuration equivalent to that of each of theperipheral circuits peripheral circuits redundancy circuit 18B has a configuration equivalent to each of theperipheral circuits peripheral circuits redundancy circuits - The
redundancy circuit 18A operates instead of theperipheral circuit peripheral circuit peripheral circuit 17A or theperipheral circuit 17B and theperipheral circuit peripheral circuit redundancy circuit 18A. Similarly, theredundancy circuit 18B operates instead of theperipheral circuit peripheral circuit peripheral circuit 17C or theperipheral circuit 17D and theperipheral circuit peripheral circuit redundancy circuit 18B. - In the description of the above-described circuit block configuration, the
semiconductor memory device 10 is described as an example, but thesemiconductor memory device 10A also has a similar circuit block configuration. Thesemiconductor memory device 10A is not divided into theperipheral circuit chip 200 and thememory array chip 100, but theperipheral circuit chip 200 can be regarded as theregion 300 in which peripheral circuitry is formed, and thememory array chip 100 can be regarded as theregion 400 in which memory cells are formed. - Next, a detailed configuration of the circuit block of the semiconductor memory device 10 (or 10A) according to the first embodiment will be described with reference to
FIG. 8 .FIG. 8 is a diagram showing a detailed configuration of the circuit block of thesemiconductor memory device 10.FIG. 8 shows configurations of thememory cell array 11A and peripheral circuitry corresponding to thememory cell array 11A, etc. - The
semiconductor memory device 10 includes thememory cell array 11A, therow decoders sense amplifier 16A, adata register 19, acolumn decoder 20, an input/output circuit 21, alogic control circuit 22, a ready/busy circuit 23, column logic control circuits 24-1 and 24-2, row logic control circuits 25-1 and 25-2, high voltage generators 26-1 and 26-2, low voltage generators 27-1 and 27-2, adriver 28, and a sequencer (or a control circuit) 29. - The
peripheral circuit 17A shown inFIG. 7 includes, for example, the column logic control circuit 24-1, the row logic control circuit 25-1, the high voltage generator 26-1, and the low voltage generator 27-1. Theredundancy circuit 18A includes, for example, the column logic control circuit 24-2, the row logic control circuit 25-2, the high voltage generator 26-2, and the low voltage generator 27-2. - The
redundancy circuit 18A has a configuration equivalent to that of theperipheral circuit 17A, and has the same function as that of theperipheral circuit 17A. That is, the column logic control circuit 24-2 has a configuration equivalent to that of the column logic control circuit 24-1, and has the same function as that of the column logic control circuit 24-1. Similarly, the row logic control circuit 25-2 has a configuration equivalent to that of the row logic control circuit 25-1, and has the same function as that of the row logic control circuit 25-1. The high voltage generator 26-2 has a configuration equivalent to that of the high voltage generator 26-1, and has the same function as that of the high voltage generator 26-1. Furthermore, the low voltage generator 27-2 has a configuration equivalent to that of the low voltage generator 27-1, and has the same function as that of the low voltage generator 27-1. - The
memory cell array 11A includes one or more blocks BLK0, BLK1, BLK2, . . . , and BLKm. Each of the blocks BLK includes a plurality of memory cell transistors associated with rows and columns. The memory cell transistors are electrically rewritable nonvolatile memory cells. In thememory cell array 11A, a plurality of word lines, a plurality of bit lines, and a source line are arranged in order to control voltages to be applied to the memory cell transistors. In principle, the following description will use “block BLK” to refer to any one of the blocks BLK0 to BLKm. A specific configuration of the block BLK is as described above. - The input/
output circuit 21 and thelogic control circuit 22 are connected to an external device (e.g., a memory controller) (not shown) through a bus. The input/output circuit 21 transmits and receives signals DQ (e.g., DQ0, DQ1, DQ2, . . . DQ7) with a memory controller through a bus. - The
logic control circuit 22 receives external control signals from a memory controller through a bus. The external control signals include, for example, a chip enable signal CEn, a command latch enable signal CLE, an address latch enable signal ALE, a write enable signal WEn, a read enable signal REn, and a write protect signal WPn. “n” added to the signal name indicates that the signal is active low. - The chip enable signal CEn enables selection of the semiconductor memory device (NAND-type flash memory) 10, and is asserted when selecting this
semiconductor memory device 10. The command latch enable signal CLE enables latching of a command transmitted as a signal DQ into the input/output circuit 21. The address latch enable signal ALE enables latching of an address transmitted as a signal DQ into the input/output circuit 21. The write enable signal WEn enables storing of data transmitted as a signal DQ in the input/output circuit 21. The read enable signal REn enables outputting, as a signal DQ, data read from thememory cell array 11A. The write protect signal WPn is asserted when prohibiting write and erase for thesemiconductor memory device 10. - The ready/
busy circuit 23 generates a ready/busy signal R/Bn according to control from thesequencer 29. The signal R/Bn indicates whether thesemiconductor memory device 10 is in a ready state or in a busy state. A ready state indicates a state in which a command from a memory controller can be received. A busy state indicates a state in which a command from a memory controller cannot be received. The memory controller can know whether thesemiconductor memory device 10 is ready or busy by receiving the signal R/Bn from thesemiconductor memory device 10. - The column logic control circuits 24-1 and 24-2 receive a column address from the input/
output circuit 21, and decode this column address. Based on a decoding result of the column address, the column logic control circuits 24-1 and 24-2 set a voltage of thesense amplifier 16A, and control a voltage to be supplied to thesense amplifier 16A. The column logic control circuits 24-1 and 24-2 decode a column address, and based on a decoding result of the column address, select a bit line BL and control a voltage to be supplied to the selected bit line BL. - The row logic control circuits 25-1 and 25-2 receive a row address from the input/
output circuit 21, and decode this row address. Based on a decoding result of the row address, the row logic control circuits 25-1 and 25-2 output a signal to select operation target block and page. The row logic control circuits 25-1 and 25-2 also control voltages to be supplied to the word lines WL and the select gate lines. An address includes a row address, and the row address includes, for example, a block address designating an operation target block BLK, and a page address designating an operation target word line within the designated block. - The
sequencer 29 receives a command input from an external device to the input/output circuit 21, and comprehensively controls thesemiconductor memory device 10 in accordance with a sequence based on this command. Thesequencer 29 controls, for example, therow decoders sense amplifier 16A, the data register 19, thecolumn decoder 20, thedriver 28, the column logic control circuits 24-1 and 24-2, the row logic control circuits 25-1 and 25-2, the high voltage generators 26-1 and 26-2, the low voltage generators 27-1 and 27-2, etc. to execute a write operation, a read operation, and an erase operation. - Specifically, the
sequencer 29 controls thedriver 28, therow decoders column decoder 20, the data register 19, and thesense amplifier 16A to write data into a plurality of memory cell transistors designated by the address, based on a received write command. Thesequencer 29 also controls therow decoders driver 28, and thesense amplifier 16A to read data from a plurality of memory cell transistors designated by the address, based on a received read command. - The
driver 28 receives a plurality of voltages from the high voltage generators 26-1 and 26-2 and the low voltage generators 27-1 and 27-2. Thedriver 28 supplies a plurality of voltages selected, from the voltages supplied from the high voltage generators 26-1 and 26-2 and the low voltage generators 27-1 and 27-2, according to a read operation, a write operation, and an erase operation, to therow decoders - The
row decoders row decoders driver 28 to the selected block BLK. - The
column decoder 20 selects a bit line based on the decoding result of the column address received from the column logic control circuit 24-1 or 24-2. In the data read operation or write operation, the data register 19 temporarily stores read data or write data. - In the data read operation, the
sense amplifier 16A senses and amplifies data read from the memory cell transistor to the bit line. The data register 19 temporarily stores the read data read from the memory cell transistors, and transfers the data to the input/output circuit 21. In addition, the data register 19 temporarily stores the write data transferred from the input/output circuit 21 in the data write operation. Thesense amplifier 16A transfers the write data stored in the data register 19 to the bit line. - 1.2 Operation of Semiconductor Memory Device
- The
semiconductor memory device 10 includes, in addition to the normally usedperipheral circuit redundancy circuit 18A used instead of theperipheral circuit peripheral circuit semiconductor memory device 10 includes, in addition to theperipheral circuit redundancy circuit 18B used instead of theperipheral circuit peripheral circuit - In the following, as an operation of the
semiconductor memory device 10, switchover from theperipheral circuit redundancy circuit 18A executed in thesemiconductor memory device 10 will be described. Note that since switchover from theperipheral circuit redundancy circuit 18B is in the same manner, descriptions thereof will be omitted. - As the
peripheral circuit semiconductor memory device 10 includes, for example, the column logic control circuit 24-1, the row logic control circuit 25-1, the high voltage generator 26-1, and the low voltage generator 27-1. Furthermore, as theredundancy circuit 18A of theperipheral circuit semiconductor memory device 10 includes the column logic control circuit 24-2, the row logic control circuit 25-2, the high voltage generator 26-2, and the low voltage generator 27-2. - If all the circuits in the
peripheral circuit peripheral circuits - On the other hand, if any one of the circuits in the
peripheral circuit redundancy circuit 18A is used instead of the failed circuit. For example, when there is a failure in the column logic control circuit 24-1 and the circuit does not operate properly, the column logic control circuit 24-2 is used instead of the column logic control circuit 24-1. Specifically, a circuit connection to the column logic control circuit 24-1 is interrupted, and a circuit connection to the column logic control circuit 24-2 is executed. - Similarly, when there is a failure in the row logic control circuit 25-1 and the circuit does not operate properly, the row logic control circuit 25-2 is used instead of the row logic control circuit 25-1. Specifically, a circuit connection to the row logic control circuit 25-1 is interrupted, and a circuit connection to the row logic control circuit 25-2 is executed.
- For example, when there is a failure in the high voltage generator 26-1 and the generator does not operate properly, the high voltage generator 26-2 is used instead of the high voltage generator 26-1. Specifically, a circuit connection to the high voltage generator 26-1 is interrupted, and a circuit connection to the high voltage generator 26-2 is executed. Thereby, for example, when the high voltage generator 26-1 is in an operating state, the high voltage generator 26-2 is in a non-operating state, and when the high voltage generator 26-2 is in an operating state, the high voltage generator 26-1 is in a non-operating state.
- Similarly, when there is a failure in the low voltage generator 27-1 and the generator does not operate properly, the low voltage generator 27-2 is used instead of the low voltage generator 27-1. Specifically, a circuit connection to the low voltage generator 27-1 is interrupted, and a circuit connection to the low voltage generator 27-2 is executed.
- A switchover operation from the
peripheral circuit redundancy circuit 18A will be described step by step below. - There is usually a storage region in which setting information necessary for operations is stored, in the
memory cell array 11A. Herein, for example, the storage region is assumed to be a block (hereinafter, referred to as a ROM block) BLK0. When thesemiconductor memory device 10 is powered on, setting information is read from the ROM block BLK0, and various settings are performed in thesemiconductor memory device 10 based on this setting information. - If there is a failure in the
peripheral circuit redundancy circuit 18A is stored in the ROM block BLK0. - When the
semiconductor memory device 10 is powered on, thesequencer 29 reads the switchover information from the ROM block BLK0, and based on this switchover information, switches over the failedperipheral circuit redundancy circuit 18A. - For example, if there is a failure in the high voltage generator 26-1 and the circuit does not operate properly, switchover information indicative of switching over the high voltage generator 26-1 to the high voltage generator 26-2 in the
redundancy circuit 18A is stored in the ROM block BLK0. - When the
semiconductor memory device 10 is powered on, thesequencer 29 reads the switchover information from the ROM block BLK0. Then, thesequencer 29 switches over the high voltage generator 26-1 to the high voltage generator 26-2 based on this switchover information. - As described above, the switchover from the
peripheral circuit redundancy circuit 18A is executed based on the information stored in the storage region (e.g., the ROM block BLK0) in thememory cell array 11A. - 1.3 Effects of First Embodiment
- According to the first embodiment, the reliability of the operation in the semiconductor memory device can be improved.
- The effects of the first embodiment will be described in detail below.
- For example, in a semiconductor memory device with a plurality of memory cells and peripheral circuits thereof on the same semiconductor substrate, providing redundancy circuits for the peripheral circuits will increase the area and the cost. It is thus often difficult to provide redundancy circuits. Accordingly, a failure in the peripheral circuits would make the semiconductor memory device defective.
- In the first embodiment, a semiconductor memory device includes a memory cell transistor MT provided above a semiconductor substrate, a first voltage generator configured to generate a first voltage to be supplied to the memory cell transistor MT and provided between the semiconductor substrate and the memory cell transistor MT, and a second voltage generator configured to generate the first voltage, provided between the semiconductor substrate and the memory cell transistor MT, and having the same configuration as that of the first voltage generator. Then, if there is a failure in the first voltage generator, the first voltage generator is switched over to the second voltage generator, and the second voltage generator is used.
- Thereby, the failed first voltage generator can be rescued by the second voltage generator as the redundancy circuit. As a result, the reliability of the operation in the semiconductor memory device can be improved, and further the yield of the semiconductor memory device can be increased.
- In addition, in the first embodiment, the semiconductor memory device further includes a word line WL electrically connected to a gate of the memory cell transistor MT, a bit line BL electrically connected to an end of the memory cell transistor MT, the row logic control circuit 25-1 provided between the semiconductor substrate and the memory cell transistor MT, configured to select a word line WL based on a row address, and configured to control a voltage to be supplied to the selected word line WL, the row logic control circuit 25-2 provided between the semiconductor substrate and the memory cell transistor MT and having a circuit configuration equivalent to that of the row logic control circuit 25-1, the column logic control circuit 24-1 provided between the semiconductor substrate and the memory cell transistor MT, configured to select a bit line BL based on a column address, and configured to control a voltage to be supplied to the selected bit line BL, and the column logic control circuit 24-2 provided between the semiconductor substrate and the memory cell transistor MT and having a circuit configuration equivalent to that of the column logic control circuit 24-1. Then, if there is a failure in the row logic control circuit 25-1, the row logic control circuit 25-1 is switched over to the row logic control circuit 25-2. If there is a failure in the column logic control circuit 24-1, the column logic control circuit 24-1 is switched over to the column logic control circuit 24-2.
- Thereby, the failed row logic control circuit 25-1 is rescued by the row logic control circuit 25-2 as the redundancy circuit. The failed column logic control circuit 24-1 is rescued by the column logic control circuit 24-2 as the redundancy circuit. As a result, the reliability of the operation in the semiconductor memory device can be improved, and further the yield of the semiconductor memory device can be increased.
- Next, a semiconductor memory device according to the second embodiment will be described. In the second embodiment, an example is described in which a pattern (e.g., an alignment mark, a dimension accuracy mark) for photolithography and a test pattern for a monitor are provided in a region in which the redundancy circuit is arranged, an end region of the
semiconductor memory device semiconductor memory device 10 shown inFIG. 2 or thesemiconductor memory device 10A shown inFIG. 3 . In the second embodiment, a description will be given of thesemiconductor memory device 10 as an example. Note that in the second embodiment, mainly differences from the first embodiment will be described. - 2.1 Configuration of Semiconductor Memory Device
- Firstly, a circuit block configuration of the
memory array chip 100 in thesemiconductor memory device 10 according to the second embodiment will be described with reference toFIG. 9 .FIG. 9 is a diagram showing a circuit block configuration of thememory array chip 100 in thesemiconductor memory device 10. - The
pad region 13A is provided to be adjacent to thememory cell arrays pattern 75 for photolithography and atest pattern 76 for a monitor are provided in thepad region 13A. - The
pattern 75 for photolithography includes, for example, an alignment mark used for alignment of a photo mask, and a dimension accuracy mark (or, a dimension measurement mark) for evaluating dimension accuracy of the pattern. Thetest pattern 76 for a monitor includes, for example, a TEG (test element group). The TEG includes, for example, an element such as a transistor for property evaluation. The other configurations are the same as those described inFIG. 6 . - Next, a circuit block configuration of the
peripheral circuit chip 200 in thesemiconductor memory device 10 according to the second embodiment will be described with reference toFIG. 10 .FIG. 10 is a diagram showing a circuit block configuration of theperipheral circuit chip 200 in thesemiconductor memory device 10. - The
pattern 75 for photolithography and thetest pattern 76 for a monitor are provided in the regions in which theredundancy circuits peripheral circuit chip 200 according to the first embodiment shown inFIG. 7 . - In a top view shown in
FIG. 10 , in the left-side area, thepattern 75 for photolithography and thetest pattern 76 for a monitor are arranged between therow decoders row decoders pattern 75 and thetest pattern 76 may be arranged between therow decoder 15A and therow decoder 15B, or between therow decoder 15C and therow decoder 15D. Furthermore, thepattern 75 and thetest pattern 76 are arranged between theperipheral circuit 17A and theperipheral circuit 17B. - In the top view shown in
FIG. 10 , in the right-side area, thepattern 75 for photolithography and thetest pattern 76 for a monitor are arranged between therow decoders row decoders pattern 75 and thetest pattern 76 may be arranged between therow decoder 15E and therow decoder 15F, or between therow decoder 15G and therow decoder 15H. Furthermore, thepattern 75 and thetest pattern 76 are arranged between theperipheral circuit 17C and theperipheral circuit 17D. - In addition, in the top view shown in
FIG. 10 , in end regions adjacent to thesense amplifiers pattern 75 for photolithography and thetest pattern 76 for a monitor are provided. Thepattern 75 and thetest pattern 76 are each arranged between therow decoder 15A and therow decoder 15B, and between therow decoder 15E and therow decoder 15F. - Next, details of an alignment mark as the
pattern 75 for photolithography and a TEG as thetest pattern 76 for a monitor will be described with reference toFIGS. 11 and 12 . -
FIG. 11 is a plan view showing an example of alignment marks provided in theperipheral circuit chip 200 in thesemiconductor memory device 10. As shown inFIG. 11 , apattern 75A is arranged at a portion corresponding to each side of a rectangle, andpatterns 75B are arranged outside thepatterns 75A with a predetermined space therebetween. After forming thepatterns 75A by a first photo mask, when forming thepatterns 75B by a second photo mask, thepatterns 75B are aligned to make the spaces between thepatterns 75A and thepatterns 75B equal. -
FIG. 12 is a cross-sectional view taken along a line B-B inFIG. 10 and showing an example of a TEG provided in theperipheral circuit chip 200. - As shown in
FIG. 12 , asource region 80A, adrain region 80A, andelement isolation regions 80B are provided in asemiconductor substrate 50. Agate insulating layer 81 is provided on thesemiconductor substrate 50 between thesource region 80A and thedrain region 80A in the positive direction of the Z direction, and agate electrode 82 is provided on thegate insulating layer 81. An nMOS transistor or pMOS transistor TR constituting the TEG includes thesource region 80A, thedrain region 80A, a semiconductor layer of thesemiconductor substrate 50, thegate insulating layer 81, and thegate electrode 82. - Vias 83 are provided on the
source region 80A and thedrain region 80A, respectively, in the positive direction of the Z direction, andconductive layers 84 are provided on the vias 83, respectively. A via 85 and aconductive pad 86 are provided in this order in the positive direction of the Z direction on each of the conductive layers 84. An insulatinglayer 87 is provided on theconductive pad 86 in the positive direction of the Z direction.Conductive layers layer 87 through insulating layers. Theconductive pad 86 is covered by the insulatinglayer 87, and is not electrically connected to an upper-layer interconnect (e.g., the conductive layer 88) or an external terminal. - 2.2 Effects of Second Embodiment
- According to the second embodiment, the reliability of the operation in the semiconductor memory device can be improved in the same manner as the above-described first embodiment.
- The effects of the second embodiment will be described in detail below.
-
FIG. 13 is a plan view showing chips arranged in one reticulum of a wafer in a manufacturing process of a semiconductor memory device as a comparative example. For example, as shown inFIG. 13 , a plurality of semiconductor memory devices (hereinafter, referred to as chips) 10 are arranged in a region of areticulum 201 used in an exposure apparatus. Dicinglines 202 for cutting the chips individually are provided between the chips. On the dicinglines 202, the patterns (e.g., alignment marks and dimension accuracy marks) for photolithography and the test patterns for a monitor are arranged. - A width of the dicing
lines 202 can be made small technologically, but there is a limit to the reduction of the dicinglines 202 since areas for arranging the patterns for photolithography and the test patterns for a monitor are required. In addition, since areas on the dicinglines 202 are limited, there is a restriction on the patterns for photolithography and the test patterns that can be arranged therein. Thus, a pattern for photolithography and a test pattern for a monitor that are high-performance or can obtain a large amount of information often cannot be arranged. - Accordingly, in the second embodiment, by arranging the
patterns 75 for photolithography and thetest patterns 76 for a monitor within chip regions inside the dicinglines 202, the regions on the dicinglines 202 required for arranging thepatterns 75 for photolithography and thetest patterns 76 for a monitor can be reduced and the width of the dicinglines 202 can be reduced. - Furthermore, since the width of the dicing
lines 202 can be reduced, the number of chips per wafer can be increased, and the cost of a product (i.e., the semiconductor memory device) can be reduced. - In addition, by using the chip regions inside the dicing
lines 202 as the regions for arranging thepatterns 75 for photolithography and thetest patterns 76 for a monitor, it is possible to arrange a pattern for photolithography and a test pattern for a monitor that are high-performance or can obtain a large amount of information and thus cannot be arranged on the dicing lines 202. - As described above, the reliability of the operation in the semiconductor memory device can be improved according to the second embodiment. Furthermore, the number of chips (semiconductor memory devices) per wafer can be increased, and the cost of the semiconductor memory devices can be reduced.
- In the second embodiment, the
semiconductor memory device 10 in which thememory array chip 100 and theperipheral circuit chip 200 are bonded together as shown inFIG. 2 is described as an example, but the configuration is not limited thereto. This suggestion is applicable to thesemiconductor memory device 10A as shown inFIG. 3 in which theregion 300 in which peripheral circuitry is formed and theregion 400 in which memory cells are formed on theregion 300 are provided on onesemiconductor substrate 30. - In the above-described embodiments, the
semiconductor memory device 10 in which thememory array chip 100 and theperipheral circuit chip 200 are bonded together, and thesemiconductor memory device 10A in which theregion 300 in which peripheral circuitry is formed and theregion 400 in which memory cells are formed on theregion 300 are stacked on onesemiconductor substrate 30, are described as examples, but the configuration is not limited thereto. This suggestion is applicable to semiconductor memory devices having other structures. - The foregoing embodiments have assumed examples where the semiconductor memory device is a NAND flash memory. The embodiments are not limited to NAND flash memories, but may be applicable to any type of semiconductor memory as well as various storage devices other than semiconductor memories.
- While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel methods and systems described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the methods and systems described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.
Claims (12)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/056,508 US20230080259A1 (en) | 2019-09-18 | 2022-11-17 | Semiconductor memory device |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019169371A JP2021048230A (en) | 2019-09-18 | 2019-09-18 | Semiconductor storage device |
JPJP2019-169371 | 2019-09-18 | ||
JP2019-169371 | 2019-09-18 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/056,508 Continuation US20230080259A1 (en) | 2019-09-18 | 2022-11-17 | Semiconductor memory device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20210082879A1 true US20210082879A1 (en) | 2021-03-18 |
US11508697B2 US11508697B2 (en) | 2022-11-22 |
Family
ID=74868999
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/806,079 Active 2040-12-04 US11508697B2 (en) | 2019-09-18 | 2020-03-02 | Semiconductor memory device |
US18/056,508 Pending US20230080259A1 (en) | 2019-09-18 | 2022-11-17 | Semiconductor memory device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/056,508 Pending US20230080259A1 (en) | 2019-09-18 | 2022-11-17 | Semiconductor memory device |
Country Status (4)
Country | Link |
---|---|
US (2) | US11508697B2 (en) |
JP (1) | JP2021048230A (en) |
CN (2) | CN118102725A (en) |
TW (2) | TW202316639A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11251148B2 (en) * | 2020-01-28 | 2022-02-15 | Micron Technology, Inc. | Semiconductor devices including array power pads, and associated semiconductor device packages and systems |
WO2023018828A1 (en) * | 2021-08-10 | 2023-02-16 | Micron Technology, Inc. | Testing memory of wafer-on-wafer bonded memory and logic |
US20230245705A1 (en) * | 2022-02-03 | 2023-08-03 | Western Digital Technologies, Inc. | Voltage sharing across memory dies in response to a charge pump failure |
US20230386577A1 (en) * | 2022-05-24 | 2023-11-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device with reduced area |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112802849B (en) * | 2021-03-29 | 2023-04-21 | 长江存储科技有限责任公司 | Three-dimensional memory and manufacturing method thereof |
Family Cites Families (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3272741B2 (en) * | 1991-03-29 | 2002-04-08 | 株式会社東芝 | Dynamic semiconductor memory device |
JP2616544B2 (en) * | 1993-09-22 | 1997-06-04 | 日本電気株式会社 | Semiconductor storage device |
JP3970396B2 (en) * | 1997-10-24 | 2007-09-05 | エルピーダメモリ株式会社 | Semiconductor memory device |
JP3204385B2 (en) * | 1997-12-17 | 2001-09-04 | エヌイーシーマイクロシステム株式会社 | Semiconductor device |
JP2000021190A (en) * | 1998-07-06 | 2000-01-21 | Toshiba Corp | Semiconductor memory |
JP2003045194A (en) * | 2001-07-31 | 2003-02-14 | Sony Corp | Semiconductor memory |
JP4002749B2 (en) * | 2001-11-14 | 2007-11-07 | 富士通株式会社 | Semiconductor device |
JP2004013998A (en) * | 2002-06-06 | 2004-01-15 | Renesas Technology Corp | Semiconductor memory device |
TWI304982B (en) * | 2006-03-28 | 2009-01-01 | Fujitsu Microelectronics Ltd | Semiconductor memory |
WO2008041303A1 (en) * | 2006-09-29 | 2008-04-10 | Fujitsu Limited | Nonvolatile semiconductor storage apparatus, reading method thereof, writing method thereof and erasing method thereof |
TWI366196B (en) * | 2007-09-21 | 2012-06-11 | Faraday Tech Corp | Programmable memory built-in self test circuit |
JP5142692B2 (en) | 2007-12-11 | 2013-02-13 | 株式会社東芝 | Nonvolatile semiconductor memory device |
KR100936809B1 (en) * | 2008-01-18 | 2010-01-14 | 주식회사 하이닉스반도체 | Semiconductor memory apparatus having redundancy circuit for repairing defective unit cell |
JP2009238874A (en) | 2008-03-26 | 2009-10-15 | Toshiba Corp | Semiconductor memory and method for manufacturing the same |
JP2009266944A (en) | 2008-04-23 | 2009-11-12 | Toshiba Corp | Three-dimensional stacked nonvolatile semiconductor memory |
JP5283960B2 (en) | 2008-04-23 | 2013-09-04 | 株式会社東芝 | Three-dimensional stacked nonvolatile semiconductor memory |
JP2010225741A (en) | 2009-03-23 | 2010-10-07 | Toshiba Corp | Nonvolatile semiconductor memory device |
JP4750906B2 (en) * | 2009-04-30 | 2011-08-17 | Powerchip株式会社 | Programming method for NAND flash memory device |
US20180350686A1 (en) | 2011-06-28 | 2018-12-06 | Monolithic 3D Inc. | 3d semiconductor device and system |
KR101733620B1 (en) * | 2011-05-25 | 2017-05-11 | 삼성전자주식회사 | Nonvolatile memory including plurality of memory cells stacked on substrate |
US8982598B2 (en) * | 2012-04-18 | 2015-03-17 | Rambus Inc. | Stacked memory device with redundant resources to correct defects |
JP5814867B2 (en) * | 2012-06-27 | 2015-11-17 | 株式会社東芝 | Semiconductor memory device |
US8956939B2 (en) | 2013-04-29 | 2015-02-17 | Asm Ip Holding B.V. | Method of making a resistive random access memory device |
KR20150056309A (en) | 2013-11-15 | 2015-05-26 | 삼성전자주식회사 | Three-dimensional semiconductor devices and fabricating methods thereof |
JP5779301B1 (en) * | 2014-03-04 | 2015-09-16 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッドUnisantis Electronics Singapore Pte Ltd. | Columnar semiconductor memory device and manufacturing method thereof |
JP6203152B2 (en) * | 2014-09-12 | 2017-09-27 | 東芝メモリ株式会社 | Manufacturing method of semiconductor memory device |
US9847133B2 (en) * | 2016-01-19 | 2017-12-19 | Ememory Technology Inc. | Memory array capable of performing byte erase operation |
KR102601214B1 (en) | 2016-05-16 | 2023-11-10 | 삼성전자주식회사 | Memory device having vertical structure and memory system including the same |
US9953993B2 (en) | 2016-07-25 | 2018-04-24 | Toshiba Memory Corporation | Semiconductor memory device |
KR102607749B1 (en) * | 2016-08-02 | 2023-11-29 | 에스케이하이닉스 주식회사 | Three dimensional semiconductor memory device |
CN109155310B (en) * | 2016-08-31 | 2023-03-31 | 美光科技公司 | Memory cell and memory array |
JP6360610B1 (en) * | 2017-11-22 | 2018-07-18 | 力晶科技股▲ふん▼有限公司 | Redundant circuit for SRAM device, SRAM device, and semiconductor device |
US10679685B2 (en) * | 2017-12-27 | 2020-06-09 | Spin Memory, Inc. | Shared bit line array architecture for magnetoresistive memory |
US10580779B2 (en) * | 2018-02-23 | 2020-03-03 | Globalfoundries Inc. | Vertical transistor static random access memory cell |
US10411708B1 (en) * | 2018-12-20 | 2019-09-10 | Micron Technology, Inc. | Apparatuses and methods including configurable logic circuits and layout thereof |
-
2019
- 2019-09-18 JP JP2019169371A patent/JP2021048230A/en active Pending
-
2020
- 2020-03-02 US US16/806,079 patent/US11508697B2/en active Active
- 2020-07-22 TW TW111150013A patent/TW202316639A/en unknown
- 2020-07-22 TW TW109124815A patent/TWI788687B/en active
- 2020-07-31 CN CN202410219629.9A patent/CN118102725A/en active Pending
- 2020-07-31 CN CN202010759669.4A patent/CN112530955B/en active Active
-
2022
- 2022-11-17 US US18/056,508 patent/US20230080259A1/en active Pending
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11251148B2 (en) * | 2020-01-28 | 2022-02-15 | Micron Technology, Inc. | Semiconductor devices including array power pads, and associated semiconductor device packages and systems |
WO2023018828A1 (en) * | 2021-08-10 | 2023-02-16 | Micron Technology, Inc. | Testing memory of wafer-on-wafer bonded memory and logic |
US20230245705A1 (en) * | 2022-02-03 | 2023-08-03 | Western Digital Technologies, Inc. | Voltage sharing across memory dies in response to a charge pump failure |
US11776637B2 (en) * | 2022-02-03 | 2023-10-03 | Western Digital Technologies, Inc. | Voltage sharing across memory dies in response to a charge pump failure |
US20230386577A1 (en) * | 2022-05-24 | 2023-11-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device with reduced area |
US11984165B2 (en) * | 2022-05-24 | 2024-05-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device with reduced area |
Also Published As
Publication number | Publication date |
---|---|
TW202114166A (en) | 2021-04-01 |
JP2021048230A (en) | 2021-03-25 |
TW202316639A (en) | 2023-04-16 |
CN112530955B (en) | 2024-03-19 |
CN112530955A (en) | 2021-03-19 |
CN118102725A (en) | 2024-05-28 |
US20230080259A1 (en) | 2023-03-16 |
US11508697B2 (en) | 2022-11-22 |
TWI788687B (en) | 2023-01-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11508697B2 (en) | Semiconductor memory device | |
US11049870B2 (en) | Semiconductor memory device | |
US7623384B2 (en) | Nonvolatile semiconductor memory | |
US11482514B2 (en) | Semiconductor storage device including first pads on a first chip that are bonded to second pads on a second chip | |
US11864390B2 (en) | Semiconductor memory device | |
CN111833947A (en) | Semiconductor memory device with a plurality of memory cells | |
US11647630B2 (en) | Semiconductor memory device | |
US8036038B2 (en) | Semiconductor memory device | |
US20210399004A1 (en) | Semiconductor storage device | |
US11882698B2 (en) | Semiconductor memory device | |
US20230410908A1 (en) | Semiconductor memory device | |
US20230290772A1 (en) | Semiconductor device and manufacturing method of semiconductor device | |
US20230088551A1 (en) | Semiconductor memory device and manufacturing method thereof | |
US10910059B2 (en) | Nonvolatile semiconductor memory device | |
US11437349B2 (en) | Semiconductor device | |
US20230402087A1 (en) | Semiconductor memory device having memory chip bonded to a cmos chip including a peripheral circuit | |
CN116634776A (en) | Nonvolatile memory device | |
CN117693199A (en) | Semiconductor device with a semiconductor device having a plurality of semiconductor chips |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KIOXIA CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SANUKI, TOMOYA;MAEJIMA, HIROSHI;UTSUMI, TETSUAKI;REEL/FRAME:051977/0956 Effective date: 20200225 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |