US20200381538A1 - Manufacturing method of semiconductor device - Google Patents
Manufacturing method of semiconductor device Download PDFInfo
- Publication number
- US20200381538A1 US20200381538A1 US16/521,585 US201916521585A US2020381538A1 US 20200381538 A1 US20200381538 A1 US 20200381538A1 US 201916521585 A US201916521585 A US 201916521585A US 2020381538 A1 US2020381538 A1 US 2020381538A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- trench
- iii
- layer
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 50
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 46
- 239000000758 substrate Substances 0.000 claims abstract description 124
- 150000001875 compounds Chemical class 0.000 claims abstract description 91
- 238000000034 method Methods 0.000 claims abstract description 53
- 239000000463 material Substances 0.000 claims description 28
- 229910002601 GaN Inorganic materials 0.000 claims description 18
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 17
- 238000009413 insulation Methods 0.000 claims description 16
- 238000002955 isolation Methods 0.000 claims description 11
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 5
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- 239000000203 mixture Substances 0.000 claims description 4
- 239000010410 layer Substances 0.000 description 172
- 150000004767 nitrides Chemical class 0.000 description 21
- 238000013459 approach Methods 0.000 description 6
- 239000012774 insulation material Substances 0.000 description 6
- 238000007517 polishing process Methods 0.000 description 6
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 5
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 5
- 239000004020 conductor Substances 0.000 description 5
- 239000002019 doping agent Substances 0.000 description 5
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 5
- 239000010949 copper Substances 0.000 description 4
- 239000007769 metal material Substances 0.000 description 4
- 238000001039 wet etching Methods 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 238000004140 cleaning Methods 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 238000009826 distribution Methods 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 230000002708 enhancing effect Effects 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052750 molybdenum Inorganic materials 0.000 description 2
- 239000011733 molybdenum Substances 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 229910052594 sapphire Inorganic materials 0.000 description 2
- 239000010980 sapphire Substances 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 230000005533 two-dimensional electron gas Effects 0.000 description 2
- 239000004925 Acrylic resin Substances 0.000 description 1
- 229920000178 Acrylic resin Polymers 0.000 description 1
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 239000012790 adhesive layer Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- AJGDITRVXRPLBY-UHFFFAOYSA-N aluminum indium Chemical compound [Al].[In] AJGDITRVXRPLBY-UHFFFAOYSA-N 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 239000006227 byproduct Substances 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 239000011777 magnesium Substances 0.000 description 1
- 239000011859 microparticle Substances 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000010935 stainless steel Substances 0.000 description 1
- 229910001220 stainless steel Inorganic materials 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7788—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0646—PN junctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0882—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41741—Source or drain electrodes for field effect devices for vertical or pseudo-vertical devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66522—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with an active layer made of a group 13/15 material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
Definitions
- the present invention relates to a manufacturing method of a semiconductor device, and more particularly, to a manufacturing method of a semiconductor device including a drain trench and a contact trench.
- III-V semiconductor compounds may be applied in many kinds of integrated circuit devices, such as high power field effect transistors, high frequency transistors, or high electron mobility transistors (HEMTs).
- gallium nitride (GaN) based materials have been applied in the high power and high frequency products because of the properties of wider band-gap and high saturation velocity.
- Two-dimensional electron gas (2DEG) may be generated by the piezoelectricity property of the GaN-based materials, and the switching velocity may be enhanced because of the higher electron velocity and the higher electron density of the 2DEG.
- the structural design and/or the process design have to be modified continuously for improving the distribution density of the transistors and/or the electrical performance of the transistor and satisfying the product specifications.
- a drain trench and a contact trench are formed at a back side of a substrate, and a drain electrode and a back contact structure are formed in the drain trench and the contact trench respectively for enhancing a distribution density of transistors and/or simplifying related wiring layout design and related processes.
- the drain trench and the contact trench may be formed concurrently by the same process, and the purpose of process simplification may be achieved accordingly.
- a manufacturing method of a semiconductor device is provided in an embodiment of the present invention.
- the manufacturing method includes the following steps. Firstly, a substrate is provided.
- the substrate has a first side and a second side opposite to the first side.
- a first III-V compound layer is formed at the first side of the substrate.
- a drain trench and a contact trench are formed at the second side of the substrate.
- the drain trench extends from the second side of the substrate toward the first side of the substrate and penetrates the substrate.
- the contact trench extends from the second side of the substrate toward the first side of the substrate and penetrates the substrate.
- the drain trench and the contact trench are formed concurrently by the same process.
- a drain electrode is formed in the drain trench.
- a back contact structure is formed in the contact trench.
- FIGS. 1-5 are schematic drawings illustrating a manufacturing method of a semiconductor device according to a first embodiment of the present invention, wherein FIG. 2 is a schematic drawing in a step subsequent to FIG. 1 , FIG. 3 is a schematic drawing in a step subsequent to FIG. 2 , FIG. 4 is a schematic drawing in a step subsequent to FIG. 3 , and FIG. 5 is a schematic drawing in a step subsequent to FIG. 4 .
- FIGS. 6-9 are schematic drawings illustrating a manufacturing method of a semiconductor device according to a second embodiment of the present invention, wherein FIG. 7 is a schematic drawing in a step subsequent to FIG. 6 , FIG. 8 is a schematic drawing in a step subsequent to FIG. 7 , and FIG. 9 is a schematic drawing in a step subsequent to FIG. 8 .
- FIG. 10 is a schematic drawing illustrating a manufacturing method of a semiconductor device according to a third embodiment of the present invention.
- FIG. 11 is a schematic drawing illustrating a manufacturing method of a semiconductor device according to a fourth embodiment of the present invention.
- FIG. 12 is a schematic drawing illustrating a manufacturing method of a semiconductor device according to a fifth embodiment of the present invention.
- on not only means “directly on” something but also includes the meaning of “on” something with an intermediate feature or a layer therebetween, and that “above” or “over” not only means the meaning of “above” or “over” something but can also include the meaning it is “above” or “over” something with no intermediate feature or layer therebetween (i.e., directly on something).
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper,” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- forming or the term “disposing” are used hereinafter to describe the behavior of applying a layer of material to the substrate. Such terms are intended to describe any possible layer forming techniques including, but not limited to, thermal growth, sputtering, evaporation, chemical vapor deposition, epitaxial growth, electroplating, and the like.
- references in the specification to “one embodiment,” “an embodiment,” “some embodiments,” etc. indicate that the embodiment described may include a particular feature, structure, or characteristic, but every embodiment may not necessarily include the particular feature, structure, or characteristic. Moreover, such phrases do not necessarily refer to the same embodiment. Further, when a particular feature, structure or characteristic is described in connection with an embodiment, it would be within the knowledge of a person skilled in the pertinent art to effect such feature, structure or characteristic in connection with other embodiments whether or not explicitly described.
- FIGS. 1-5 are schematic drawings illustrating a manufacturing method of a semiconductor device according to a first embodiment of the present invention, wherein FIG. 2 is a schematic drawing in a step subsequent to FIG. 1 , FIG. 3 is a schematic drawing in a step subsequent to FIG. 2 , FIG. 4 is a schematic drawing in a step subsequent to FIG. 3 , and FIG. 5 is a schematic drawing in a step subsequent to FIG. 4 .
- a manufacturing method of a semiconductor device is provided in this embodiment and includes the following steps. Firstly, a substrate 10 is provided.
- the substrate 10 has a first side 10 A and a second side 10 B.
- the first side 10 A and the second side 10 B may be regarded as two opposite sides of the substrate 10 in a thickness direction of the substrate 10 (such as a first direction D 1 shown in FIG. 5 ), but not limited thereto.
- a first III-V compound layer 16 is formed at the first side 10 A of the substrate 10
- a drain trench TR 1 and a contact trench TR 2 are formed at the second side 10 B of the substrate 10 .
- the drain trench TR 1 may extend from the second side 10 B of the substrate 10 toward the first side 10 A of the substrate 10 and penetrates the substrate 10 .
- the contact trench TR 2 may extend from the second side 10 B of the substrate 10 toward the first side 10 A of the substrate 10 and penetrates the substrate 10 .
- the drain trench TR 1 and the contact trench TR 2 may be formed concurrently by the same process.
- a drain electrode DE is formed in the drain trench TR 1
- a back contact structure CS 2 is formed in the contact trench TR 2 .
- the manufacturing method of the semiconductor device 101 in this embodiment may include but is not limited to the following steps.
- the first III-V compound layer 16 may be formed at the first side 10 A of the substrate 10 .
- the substrate 10 may include a silicon substrate, a silicon carbide (SiC) substrate, a sapphire substrate, and the first III-V compound layer 16 may include gallium nitride (GaN), indium gallium nitride (InGaN), and/or other suitable III-V compound semiconductor materials.
- a buffer layer 12 may be formed at the first side 10 A of the substrate 10 , and a second III-V compound layer 14 may be formed on the buffer layer 12 before the step of forming the first III-V compound layer 16 , but not limited thereto. At least a part of the buffer layer 12 may be located between the first III-V compound layer 16 and the substrate 10 in the first direction D 1 , and the second III-V compound layer 14 may be located between the first III-V compound layer 16 and the buffer layer 12 in the first direction D 1 .
- the buffer layer 12 may include a buffer material beneficial for forming a III-V compound layer on the substrate 10 by an epitaxial growth approach.
- the buffer layer 12 may include gallium nitride, aluminum gallium nitride (AlGaN), or other suitable buffer materials.
- the second III-V compound layer 14 may include gallium nitride, indium gallium nitride, and/or other suitable III-V compound semiconductor materials.
- the first III-V compound layer 16 and the second III-V compound layer 14 may be the same III-V compound material with different doping concentrations.
- the first III-V compound layer 16 may include an n-type lightly doped gallium nitride layer
- the second III-V compound layer 14 may include an n-type heavily doped gallium nitride layer, but not limited thereto.
- the n-type dopant may include silicon, germanium, or other suitable dopants. Additionally, in some embodiments, a nitride layer 20 may be formed on the first III-V compound layer 16 . The nitride layer 20 may be used as a barrier layer or a capping layer in a semiconductor device.
- the nitride layer 20 may be formed by materials such as aluminum gallium nitride, aluminum indium nitride (AlInN), and/or aluminum nitride (AlN) when the nitride layer 20 is used as a barrier layer, and the nitride layer 20 may be formed by materials such as aluminum gallium nitride, aluminum nitride, gallium nitride, and/or silicon nitride when the nitride layer 20 is used as a capping layer, but not limited thereto.
- AlInN aluminum indium nitride
- AlN aluminum nitride
- the manufacturing method may further include forming a third III-V compound layer 18 at the first side 10 A of the substrate 10 , and at least a part of the first III-V compound layer 16 may be located between the third III-V compound layer 18 and the second III-V compound layer 14 in the first direction D 1 .
- the third III-V compound layer 18 may be located in the first III-V compound layer 16 , and the third III-V compound layer 18 may have an opening 18 V.
- a first portion P 1 of the first III-V compound layer 16 may be located between the third III-V compound layer 18 and the second III-V compound layer 14
- a second portion P 2 of the first III-V compound layer 16 may be located in the opening 18 V
- a third portion P 3 of the first III-V compound layer 16 may be located between the nitride layer 20 and the third III-V compound layer 18 , but not limited thereto.
- the third III-V compound layer 18 and the second III-V compound layer 14 may be the same III-V compound material with different doping types.
- the second III-V compound layer 14 may include an n-type heavily doped gallium nitride layer
- the third III-V compound layer 18 may include a p-type doped gallium nitride layer
- the first portion P 1 of the first III-V compound layer 16 may include an n-type lightly doped gallium nitride layer
- the second portion P 2 of the first III-V compound layer 16 may include an n-type doped gallium nitride layer
- the third portion P 3 of the first III-V compound layer 16 may include an unintentionally doped (UID) gallium nitride layer, but not limited thereto.
- UID unintentionally doped
- the p-type dopant may include magnesium or other suitable dopants.
- the third III-V compound layer 18 may include a III-V compound material different from the second III-V compound layer 14 . It is worth noting that the buffer layer 12 , the second III-V compound layer 14 , the first III-V compound layer 16 , the third III-V compound layer 18 , and the nitride layer 20 described above may be formed at the first side 10 A of the substrate 10 by using suitable dopants in epitaxial processes, but the present invention is not limited to this. In some embodiments, the material layers describe above may also be formed by other suitable film-forming approaches according to some considerations.
- a first region R 1 and a second region R 2 may be defined on the substrate 10 .
- the buffer layer 12 , the second III-V compound layer 14 , the first III-V compound layer 16 , the third III-V compound layer 18 , and/or the nitride layer 20 described above may be formed on the first region R 1 and the second region R 2 .
- a part of the buffer layer 12 , a part of the second III-V compound layer 14 , a part of the first III-V compound layer 16 , a part of the third III-V compound layer 18 , and/or a part of the nitride layer 20 may be removed (such as removing the nitride layer 20 , the first III-V compound layer 16 , the third III-V compound layer 18 , the second III-V compound layer 14 , and a part of the buffer layer 12 on the second region R 2 ) for forming a mesa structure on the first region R 1 , and the mesa structure may include the buffer layer 12 , the second III-V compound layer 14 , the first III-V compound layer 16 , the third III-V compound layer 18 , and the nitride layer 20 on the first region R 1 , but not limited thereto.
- a plurality of the mesa structures described above may be formed, and an isolation structure 24 may be formed between the mesa structures for isolating the mesa structures from one another.
- the isolation structure 24 may include a single layer or multiple layers of insulation materials, such as silicon oxide, silicon nitride, silicon oxynitride, or other suitable insulation materials.
- the isolation structure 24 may be formed at the first side 10 A of the substrate 10 and located on the second region R 2 of the substrate 10 , the first region R 1 may be regarded as a mesa structure region, and the second region R 2 may be regarded as a non-mesa structure region accordingly, but not limited thereto.
- a gate electrode GE, a source electrode SE, and a contact structure CS 1 may be formed at the first side 10 A of the substrate 10 .
- the gate electrode GE and the source electrode SE may be formed on the first region R 1 of the substrate 10
- the contact structure CS 1 may be formed on the second region R 2 of the substrate 10 .
- the gate electrode GE may be formed on the nitride layer 20 , and a part of the nitride layer 20 and a part of the first III-V compound layer 16 may be located between the gate electrode GE and the substrate 10 in the first direction.
- a gate dielectric layer 22 may be formed on the nitride layer 20 before the step of forming the gate electrode GE and the step of forming the source electrode SE, and the gate electrode GE may be formed on the gate dielectric layer 22 .
- the source electrode SE may penetrate the gate dielectric layer 22 and the nitride layer 20 in the first direction D 1 and be partially located in the first III-V compound layer 16 .
- the source electrode SE may be located at two sides of the gate electrode GE in a horizontal direction (such as a second direction D 2 shown in FIG.
- the contact structure CS 1 may be formed on the second region R 2 of the substrate 10 , and at least a part of the contact structure CS 1 may be formed in the isolation structure 24 .
- the gate electrode GE, the source electrode SE, and the contact structure CS 1 may respectively include conductive metal materials or other suitable conductive materials.
- the conductive metal materials mentioned above may include gold (Au), tungsten (W), cobalt (Co), nickel (Ni), titanium (Ti), molybdenum (Mo), copper (Cu), aluminum (Al), tantalum (Ta), palladium (Pd), platinum (Pt), a compound of the above-mentioned materials, a stack layer of the above-mentioned materials, or an alloy of the above-mentioned materials, but not limited thereto.
- the source electrode and the contact structure CS 1 may be formed concurrently by the same process, or the gate electrode GE and the contact structure CS 1 may be formed concurrently by the same process, but not limited thereto.
- the gate electrode GE, the source electrode SE, and the contact structure CS 1 may be formed respectively by different processes.
- the substrate 10 may be overturned for making the second side 10 B of the substrate 10 facing upwards, and the substrate 10 may be bonded with a support substrate 28 .
- a dielectric layer 26 may be formed covering the gate electrode GE, the source electrode SE, and the contact structure CS 1 , and the support substrate 28 may then be bonded with the dielectric layer 26 adhesively.
- the dielectric layer 26 may be an adhesive dielectric material, or another adhesive layer (not shown) may be used to combine the dielectric layer 26 with the support substrate 28 .
- the support substrate 28 may include a glass support substrate, a plastic support substrate, a ceramic support substrate, a sapphire support substrate, a stainless steel support substrate, or a support substrate formed by other suitable materials.
- a thinning process 90 may be performed to the substrate 10 from the second side 10 B of the substrate 10 .
- the thinning process 90 may include but is not limited to a dray etching process, a wet etching process, a polishing process (such as a chemical mechanical polishing process), or other suitable approaches capable of reducing the thickness of the substrate 10 for being beneficial for performing the process of forming trenches subsequently.
- the drain trench TR 1 and the contact trench TR 2 may be formed concurrently by the same process for process simplification.
- the thinning process 90 may be performed to the substrate 10 from the second side 10 B of the substrate 10 before the step of forming the drain trench TR 1 and the contact trench TR 2 .
- the process of forming the drain trench TR 1 and the contact trench TR 2 may include but is not limited to forming a patterned mask (such as patterned photoresist or other suitable patterned mask materials, not shown) at the second side 10 B of the substrate 10 and performing an etching process (such as a dry etching process and/or a wet etching process) for forming the drain trench TR 1 and the contact trench TR 2 concurrently.
- a patterned mask such as patterned photoresist or other suitable patterned mask materials, not shown
- an etching process such as a dry etching process and/or a wet etching process
- the drain trench TR 1 may extend from the second side 10 B of the substrate 10 toward the first side 10 A of the substrate 10 , penetrate the substrate 10 and the buffer layer 12 , and be partially formed in the second III-V compound layer 14
- the contact trench TR 2 may extend from the second side 10 B of the substrate 10 toward the first side 10 A of the substrate 10 , penetrate the substrate 10 and the buffer layer 12 , be partially disposed in the isolation structure 24 , and expose a part of the contact structure CS 1 , but not limited thereto.
- the isolation structure 24 may be formed before the step of forming the contact trench TR 2 , but not limited thereto.
- the drain trench TR 1 and the contact trench TR 2 formed concurrently by the same process may have different depths when the stacked layers corresponding to the drain trench TR 1 are different from the stacked layers corresponding to the contact trench TR 2 , but not limited thereto.
- the drain electrode is formed in the drain trench TR 1 and the back contact structure CS 2 is formed in the contact trench TR 2 .
- the back contact structure CS 2 may contact and be electrically connected to the contact structure CS 1 , and the back contact structure CS 2 is electrically separated from the drain electrode DE.
- a wet cleaning process, a plasma cleaning process and/or other suitable cleaning processes may be performed to the drain trench TR 1 and the contact trench TR 2 for removing etching byproducts and/or micro particles generated by the step of forming the drain trench TR 1 and the contact trench TR 2 .
- the drain electrode DE and the back contact structure CS 2 may respectively include conductive metal materials or other suitable conductive materials.
- the conductive metal materials mentioned above may include gold, tungsten, cobalt, nickel, titanium, molybdenum, copper, aluminum, tantalum, palladium, platinum, a compound of the above-mentioned materials, a stack layer of the above-mentioned materials, or an alloy of the above-mentioned materials, but not limited thereto.
- the drain electrode DE and the back contact structure CS 2 may be formed concurrently by the same process for process simplification, and the material composition of the back contact structure CS 2 may be identical to the material composition of the drain electrode DE accordingly, but not limited thereto.
- a first conductive layer 30 may be formed after the step of forming the drain trench TR 1 and the contact trench TR 2 .
- the first conductive layer 30 may be partially formed in the drain trench TR 1 and partially formed in the contact trench TR 2 , and the drain electrode DE and the back contact structure CS 2 may be formed concurrently by performing a patterning process to the first conductive layer 30 .
- the drain electrode DE and the back contact structure CS 2 may be formed respectively by different conductive materials and/or different manufacturing processes according to some considerations.
- the support substrate 28 may be removed for forming the semiconductor device 101 shown in FIG. 5 .
- the gate electrode GE and the contact structure CS 1 may be formed before the step of forming the drain trench TR 1 and the contact trench TR 2 , but the present invention is not limited to this.
- the contact structure CS 1 may be electrically connected to the source electrode SE or the gate electrode GE via other conductive structures (not shown) located at the first side 10 A of the substrate 10 , or the source electrode SE and/or the gate electrode GE may be directly connected with the contact structure CS 1 and be electrically connected to the back contact structure CS 2 by the contact structure CS 1 , but not limited thereto.
- the semiconductor device 101 may include a plurality of the contact structures CS 1 and corresponding back contact structures CS 2 , a wire bonding process may be performed at the second side 10 B of the substrate 10 for forming electrical connection with the drain electrode DE, the source electrode SE, and the gate electrode GE, and the purposes of simplifying the related wiring layout design and/or simplifying the related manufacturing processes may be achieved accordingly.
- the third III-V compound layer 18 may be regarded as a current blocking layer
- the first portion P 1 of the first III-V compound layer 16 may be regarded as a drift region
- two-dimensional electron gas (2DEG) may be localized in the third portion P 3 of the first III-V compound layer 16 and at a side adjacent to the nitride layer 20
- a part of the semiconductor device 101 in the first region R 1 may be regarded as a current-aperture vertical electron transistor (CAVET), but not limited thereto.
- CAVET current-aperture vertical electron transistor
- first III-V compound layer 16 located at the front side of the substrate 10 (such as the first side 10 A) may be combined with the drain trench TR 1 and the contact trench TR 2 penetrating the substrate 10 from the back side of the substrate 10 (such as the second side 10 B) in the present invention.
- FIGS. 6-9 are schematic drawings illustrating a manufacturing method of a semiconductor device 102 according to a second embodiment of the present invention.
- the substrate 10 may be overturned for making the second side 10 B of the substrate 10 facing upwards, and the substrate 10 may be bonded with the support substrate 28 .
- the dielectric layer 26 may be adhesive for being bonded with the support layer 28 , but not limited thereto.
- the thinning process 90 may be performed to the substrate 10 from the second side 10 B of the substrate 10 for reducing the thickness of the substrate 10 .
- the drain trench TR 1 and the contact trench TR 2 may be formed concurrently by the same process, and the drain electrode DE and the back contact structure CS 2 may be formed in the drain trench TR 1 and the contact trench TR 2 respectively.
- the contact trench TR 2 may penetrate the substrate 10 and the buffer layer 12 and be partially disposed in the second III-V compound layer 14 .
- the nitride layer 20 , the first III-V compound layer 16 , the second III-V compound layer 14 , and a part of the buffer layer 12 on the second region R 2 may be removed and the isolation structure 24 shown in FIG. 2 described above may be formed on the second region R 2 according to some considerations, but not limited thereto.
- the support substrate 28 and the dielectric layer 26 may be removed, and the gate dielectric layer 22 , the gate electrode GE, the source electrode SE, and the contact structure CS 1 may be formed at the first side 10 A of the substrate 10 .
- the substrate 10 having the drain electrode DE and the back contact structure CS 2 formed thereon may be bonded with another support substrate (not shown) before the steps of forming the gate dielectric layer 22 , the gate electrode GE, the source electrode SE, and the contact structure CS 1 , but not limited thereto.
- the contact structure CS 1 may penetrate the nitride layer 20 , the first III-V compound layer 16 , and a part of the second III-V compound layer 14 for contacting and being electrically connected to the back contact structure CS 2 .
- the gate dielectric layer 22 , the gate electrode GE, the source electrode SE, and the contact structure CS 1 may be formed after the steps of forming the drain trench TR 1 , the contact trench TR 2 , the drain electrode DE, and the back contact structure CS 2 , the negative influence of the related processes for forming the drain trench TR 1 , the contact trench TR 2 , the drain electrode DE, and/or the back contact structure CS 2 on the gate dielectric layer 22 may be avoided accordingly, and the electrical performance of the semiconductor device 102 may be enhanced.
- FIG. 10 is a schematic drawing illustrating a manufacturing method of a semiconductor device according to a third embodiment of the present invention.
- the difference between the manufacturing method in this embodiment and that in the first embodiment described above is that, the contact structure CS 1 in this embodiment may penetrate the nitride layer 20 , the first III-V compound layer 16 , and a part of the second III-V compound layer 14 in the first direction D 1 , and the drain trench TR 1 and the contact trench TR 2 may be formed after the steps of forming the contact structure CS 1 , the gate electrode GE, and the source electrode SE.
- FIG. 11 is a schematic drawing illustrating a manufacturing method of a semiconductor device according to a fourth embodiment of the present invention.
- the manufacturing method in this embodiment may further include forming an insulation layer 32 at the second side 10 B of the substrate 10 after forming the drain electrode DE and forming the back contact structure CS 2 , and the insulation layer 32 covers the drain electrode DE and the back contact structure CS 2 for forming a protection effect.
- the insulation layer 32 may include a single layer or multiple layers of insulation materials, such as an inorganic insulation material (such as silicon oxide, silicon nitride, or silicon oxynitride), an organic insulation material (such as acrylic resin), or other suitable insulation materials.
- the insulation layer 32 may be partially formed in the drain trench TR 1 and the contact trench TR 2 .
- the drain trench TR 1 may be filled with the insulation layer 32 and the drain electrode DE, and the contact trench TR 2 may be filled with the insulation layer 32 and the back contact structure CS 2 , but not limited thereto.
- a planarization process may be performed after the step of forming the insulation layer 32 for planarizing the surface of the insulation layer 32 .
- planarization process described above may include a dry etching process, a wet etching process, a polishing process (such as a chemical mechanical polishing process), or other suitable planarization approaches.
- the insulation layer 32 in this embodiment may be applied to other embodiments of the present invention according to some considerations.
- FIG. 12 is a schematic drawing illustrating a manufacturing method of a semiconductor device according to a fifth embodiment of the present invention.
- the difference between the manufacturing method in this embodiment and that in the first embodiment described above is that the drain electrode DE and the back contact structure CS 2 in this embodiment may include the first conductive layer 30 and a second conducive layer 31 .
- the first conductive layer 30 may be formed conformally on the drain trench TR 1 , the contact trench TR 2 , and the substrate 10 , and the second conductive layer 31 may cover the first conductive layer 30 .
- the material of the second conductive layer 31 may be different from the material of the first conductive layer 30 .
- the first conductive layer 30 may include titanium nitride, tantalum nitride, or other suitable conductive materials with better barrier performance
- the second conductive layer 31 may include conductive materials having relatively lower resistivity, such as copper, aluminum, and tungsten, but not limited thereto.
- the drain electrode DE and the back contact structure CS 2 may be formed concurrently by performing a patterning process to the first conductive layer 30 and the second conductive layer 31 .
- the drain trench TR 1 may be filled with the drain electrode DE
- the contact trench TR 2 may be filled with the back contact structure CS 2 , but not limited thereto.
- a planarization process may be performed after the step of forming the second conductive layer 31 for planarizing the surface of the second conductive layer 31 .
- the planarization process described above may include a dry etching process, a wet etching process, a polishing process (such as a chemical mechanical polishing process), or other suitable planarization approaches.
- the insulation layer 32 may be formed on the second conductive layer 31 , and the insulation layer 32 may cover the drain electrode DE and the back contact structure CS 2 for providing a protection effect.
- the approach of forming the drain electrode DE and the back contact structure CS 2 by the first conductive layer 30 and the second conductive layer 31 in this embodiment may be applied to other embodiments of the present invention according to some considerations.
- the drain electrode DE and the back contact structure CS 2 may be formed by different materials respectively according to some considerations while the drain trench TR 1 may be filled with the drain electrode DE, and the contact trench TR 2 may be filled with the back contact structure CS 2 .
- the drain trench and the contact trench may be formed at the back side of the substrate, the drain electrode may be formed in the drain trench, and the back contact structure may be formed in the contact trench for enhancing the distribution density of the transistors and/or simplifying related wiring layout design and related processes.
- the drain trench and the contact trench may be formed concurrently by the same process for process simplification.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Junction Field-Effect Transistors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
A manufacturing method of a semiconductor device includes the following steps. A substrate is provided. The substrate has a first side and a second side opposite to the first side. A first III-V compound layer is formed at the first side of the substrate. A drain trench and a contact trench are formed at the second side of the substrate. The drain trench extends from the second side of the substrate toward the first side of the substrate and penetrates the substrate. The contact trench extends from the second side of the substrate toward the first side of the substrate and penetrates the substrate. The drain trench and the contact trench are formed concurrently by the same process. A drain electrode is formed in the drain trench. A back contact structure is formed in the contact trench.
Description
- The present invention relates to a manufacturing method of a semiconductor device, and more particularly, to a manufacturing method of a semiconductor device including a drain trench and a contact trench.
- Because of the semiconductor characteristics, III-V semiconductor compounds may be applied in many kinds of integrated circuit devices, such as high power field effect transistors, high frequency transistors, or high electron mobility transistors (HEMTs). In recent years, gallium nitride (GaN) based materials have been applied in the high power and high frequency products because of the properties of wider band-gap and high saturation velocity. Two-dimensional electron gas (2DEG) may be generated by the piezoelectricity property of the GaN-based materials, and the switching velocity may be enhanced because of the higher electron velocity and the higher electron density of the 2DEG. However, with demands for higher performance of the related semiconductor devices, the structural design and/or the process design have to be modified continuously for improving the distribution density of the transistors and/or the electrical performance of the transistor and satisfying the product specifications.
- It is one of the objectives of the present invention to provide a manufacturing method of a semiconductor device. A drain trench and a contact trench are formed at a back side of a substrate, and a drain electrode and a back contact structure are formed in the drain trench and the contact trench respectively for enhancing a distribution density of transistors and/or simplifying related wiring layout design and related processes. In addition, the drain trench and the contact trench may be formed concurrently by the same process, and the purpose of process simplification may be achieved accordingly.
- A manufacturing method of a semiconductor device is provided in an embodiment of the present invention. The manufacturing method includes the following steps. Firstly, a substrate is provided. The substrate has a first side and a second side opposite to the first side. A first III-V compound layer is formed at the first side of the substrate. A drain trench and a contact trench are formed at the second side of the substrate. The drain trench extends from the second side of the substrate toward the first side of the substrate and penetrates the substrate. The contact trench extends from the second side of the substrate toward the first side of the substrate and penetrates the substrate. The drain trench and the contact trench are formed concurrently by the same process. A drain electrode is formed in the drain trench. A back contact structure is formed in the contact trench.
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
-
FIGS. 1-5 are schematic drawings illustrating a manufacturing method of a semiconductor device according to a first embodiment of the present invention, whereinFIG. 2 is a schematic drawing in a step subsequent toFIG. 1 ,FIG. 3 is a schematic drawing in a step subsequent toFIG. 2 ,FIG. 4 is a schematic drawing in a step subsequent toFIG. 3 , andFIG. 5 is a schematic drawing in a step subsequent toFIG. 4 . -
FIGS. 6-9 are schematic drawings illustrating a manufacturing method of a semiconductor device according to a second embodiment of the present invention, whereinFIG. 7 is a schematic drawing in a step subsequent toFIG. 6 ,FIG. 8 is a schematic drawing in a step subsequent toFIG. 7 , andFIG. 9 is a schematic drawing in a step subsequent toFIG. 8 . -
FIG. 10 is a schematic drawing illustrating a manufacturing method of a semiconductor device according to a third embodiment of the present invention. -
FIG. 11 is a schematic drawing illustrating a manufacturing method of a semiconductor device according to a fourth embodiment of the present invention. -
FIG. 12 is a schematic drawing illustrating a manufacturing method of a semiconductor device according to a fifth embodiment of the present invention. - The present invention has been particularly shown and described with respect to certain embodiments and specific features thereof. The embodiments set forth herein below are to be taken as illustrative rather than limiting. It should be readily apparent to those of ordinary skill in the art that various changes and modifications in form and detail may be made without departing from the spirit and scope of the present invention.
- The terms “on,” “above,” and “over” used herein should be interpreted in the broadest manner such that “on” not only means “directly on” something but also includes the meaning of “on” something with an intermediate feature or a layer therebetween, and that “above” or “over” not only means the meaning of “above” or “over” something but can also include the meaning it is “above” or “over” something with no intermediate feature or layer therebetween (i.e., directly on something).
- Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper,” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- The term “forming” or the term “disposing” are used hereinafter to describe the behavior of applying a layer of material to the substrate. Such terms are intended to describe any possible layer forming techniques including, but not limited to, thermal growth, sputtering, evaporation, chemical vapor deposition, epitaxial growth, electroplating, and the like.
- It is noted that references in the specification to “one embodiment,” “an embodiment,” “some embodiments,” etc., indicate that the embodiment described may include a particular feature, structure, or characteristic, but every embodiment may not necessarily include the particular feature, structure, or characteristic. Moreover, such phrases do not necessarily refer to the same embodiment. Further, when a particular feature, structure or characteristic is described in connection with an embodiment, it would be within the knowledge of a person skilled in the pertinent art to effect such feature, structure or characteristic in connection with other embodiments whether or not explicitly described.
- Please refer to
FIGS. 1-5 .FIGS. 1-5 are schematic drawings illustrating a manufacturing method of a semiconductor device according to a first embodiment of the present invention, whereinFIG. 2 is a schematic drawing in a step subsequent toFIG. 1 ,FIG. 3 is a schematic drawing in a step subsequent toFIG. 2 ,FIG. 4 is a schematic drawing in a step subsequent toFIG. 3 , andFIG. 5 is a schematic drawing in a step subsequent toFIG. 4 . As shown inFIG. 5 , a manufacturing method of a semiconductor device is provided in this embodiment and includes the following steps. Firstly, asubstrate 10 is provided. Thesubstrate 10 has afirst side 10A and asecond side 10B. Thefirst side 10A and thesecond side 10B may be regarded as two opposite sides of thesubstrate 10 in a thickness direction of the substrate 10 (such as a first direction D1 shown inFIG. 5 ), but not limited thereto. Subsequently, a first III-V compound layer 16 is formed at thefirst side 10A of thesubstrate 10, and a drain trench TR1 and a contact trench TR2 are formed at thesecond side 10B of thesubstrate 10. The drain trench TR1 may extend from thesecond side 10B of thesubstrate 10 toward thefirst side 10A of thesubstrate 10 and penetrates thesubstrate 10. The contact trench TR2 may extend from thesecond side 10B of thesubstrate 10 toward thefirst side 10A of thesubstrate 10 and penetrates thesubstrate 10. The drain trench TR1 and the contact trench TR2 may be formed concurrently by the same process. A drain electrode DE is formed in the drain trench TR1, and a back contact structure CS2 is formed in the contact trench TR2. - Specifically, the manufacturing method of the
semiconductor device 101 in this embodiment may include but is not limited to the following steps. As shown inFIG. 1 , the first III-V compound layer 16 may be formed at thefirst side 10A of thesubstrate 10. In some embodiments, thesubstrate 10 may include a silicon substrate, a silicon carbide (SiC) substrate, a sapphire substrate, and the first III-V compound layer 16 may include gallium nitride (GaN), indium gallium nitride (InGaN), and/or other suitable III-V compound semiconductor materials. In some embodiments, abuffer layer 12 may be formed at thefirst side 10A of thesubstrate 10, and a second III-V compound layer 14 may be formed on thebuffer layer 12 before the step of forming the first III-V compound layer 16, but not limited thereto. At least a part of thebuffer layer 12 may be located between the first III-V compound layer 16 and thesubstrate 10 in the first direction D1, and the second III-V compound layer 14 may be located between the first III-V compound layer 16 and thebuffer layer 12 in the first direction D1. Thebuffer layer 12 may include a buffer material beneficial for forming a III-V compound layer on thesubstrate 10 by an epitaxial growth approach. Therefore, thebuffer layer 12 may include gallium nitride, aluminum gallium nitride (AlGaN), or other suitable buffer materials. The second III-Vcompound layer 14 may include gallium nitride, indium gallium nitride, and/or other suitable III-V compound semiconductor materials. In some embodiments, the first III-Vcompound layer 16 and the second III-Vcompound layer 14 may be the same III-V compound material with different doping concentrations. For example, the first III-V compound layer 16 may include an n-type lightly doped gallium nitride layer, and the second III-V compound layer 14 may include an n-type heavily doped gallium nitride layer, but not limited thereto. The n-type dopant may include silicon, germanium, or other suitable dopants. Additionally, in some embodiments, anitride layer 20 may be formed on the first III-V compound layer 16. Thenitride layer 20 may be used as a barrier layer or a capping layer in a semiconductor device. Thenitride layer 20 may be formed by materials such as aluminum gallium nitride, aluminum indium nitride (AlInN), and/or aluminum nitride (AlN) when thenitride layer 20 is used as a barrier layer, and thenitride layer 20 may be formed by materials such as aluminum gallium nitride, aluminum nitride, gallium nitride, and/or silicon nitride when thenitride layer 20 is used as a capping layer, but not limited thereto. - In some embodiments, the manufacturing method may further include forming a third III-
V compound layer 18 at thefirst side 10A of thesubstrate 10, and at least a part of the first III-V compound layer 16 may be located between the third III-V compound layer 18 and the second III-V compound layer 14 in the first direction D1. In some embodiments, the third III-V compound layer 18 may be located in the first III-V compound layer 16, and the third III-V compound layer 18 may have anopening 18V. In this configuration, a first portion P1 of the first III-V compound layer 16 may be located between the third III-V compound layer 18 and the second III-V compound layer 14, a second portion P2 of the first III-V compound layer 16 may be located in theopening 18V, and a third portion P3 of the first III-V compound layer 16 may be located between thenitride layer 20 and the third III-V compound layer 18, but not limited thereto. - In some embodiments, the third III-
V compound layer 18 and the second III-V compound layer 14 may be the same III-V compound material with different doping types. For example, the second III-V compound layer 14 may include an n-type heavily doped gallium nitride layer, the third III-V compound layer 18 may include a p-type doped gallium nitride layer, the first portion P1 of the first III-V compound layer 16 may include an n-type lightly doped gallium nitride layer, the second portion P2 of the first III-V compound layer 16 may include an n-type doped gallium nitride layer, and the third portion P3 of the first III-V compound layer 16 may include an unintentionally doped (UID) gallium nitride layer, but not limited thereto. The p-type dopant may include magnesium or other suitable dopants. In some embodiments, the third III-V compound layer 18 may include a III-V compound material different from the second III-V compound layer 14. It is worth noting that thebuffer layer 12, the second III-V compound layer 14, the first III-V compound layer 16, the third III-V compound layer 18, and thenitride layer 20 described above may be formed at thefirst side 10A of thesubstrate 10 by using suitable dopants in epitaxial processes, but the present invention is not limited to this. In some embodiments, the material layers describe above may also be formed by other suitable film-forming approaches according to some considerations. - In some embodiments, a first region R1 and a second region R2 may be defined on the
substrate 10. In some embodiments, thebuffer layer 12, the second III-V compound layer 14, the first III-V compound layer 16, the third III-V compound layer 18, and/or thenitride layer 20 described above may be formed on the first region R1 and the second region R2. Subsequently, a part of thebuffer layer 12, a part of the second III-V compound layer 14, a part of the first III-V compound layer 16, a part of the third III-V compound layer 18, and/or a part of thenitride layer 20 may be removed (such as removing thenitride layer 20, the first III-V compound layer 16, the third III-V compound layer 18, the second III-V compound layer 14, and a part of thebuffer layer 12 on the second region R2) for forming a mesa structure on the first region R1, and the mesa structure may include thebuffer layer 12, the second III-V compound layer 14, the first III-V compound layer 16, the third III-V compound layer 18, and thenitride layer 20 on the first region R1, but not limited thereto. In some embodiments, a plurality of the mesa structures described above may be formed, and anisolation structure 24 may be formed between the mesa structures for isolating the mesa structures from one another. Theisolation structure 24 may include a single layer or multiple layers of insulation materials, such as silicon oxide, silicon nitride, silicon oxynitride, or other suitable insulation materials. In some embodiments, theisolation structure 24 may be formed at thefirst side 10A of thesubstrate 10 and located on the second region R2 of thesubstrate 10, the first region R1 may be regarded as a mesa structure region, and the second region R2 may be regarded as a non-mesa structure region accordingly, but not limited thereto. - Subsequently, a gate electrode GE, a source electrode SE, and a contact structure CS1 may be formed at the
first side 10A of thesubstrate 10. The gate electrode GE and the source electrode SE may be formed on the first region R1 of thesubstrate 10, and the contact structure CS1 may be formed on the second region R2 of thesubstrate 10. In addition, the gate electrode GE may be formed on thenitride layer 20, and a part of thenitride layer 20 and a part of the first III-V compound layer 16 may be located between the gate electrode GE and thesubstrate 10 in the first direction. In some embodiments, agate dielectric layer 22 may be formed on thenitride layer 20 before the step of forming the gate electrode GE and the step of forming the source electrode SE, and the gate electrode GE may be formed on thegate dielectric layer 22. In some embodiments, the source electrode SE may penetrate thegate dielectric layer 22 and thenitride layer 20 in the first direction D1 and be partially located in the first III-V compound layer 16. The source electrode SE may be located at two sides of the gate electrode GE in a horizontal direction (such as a second direction D2 shown inFIG. 1 ) and/or surround the gate electrode GE in the horizontal direction, and a part of the first III-V compound layer 16 may be located between the source electrode SE and thesubstrate 10 in the first direction D1, but not limited thereto. In addition, the contact structure CS1 may be formed on the second region R2 of thesubstrate 10, and at least a part of the contact structure CS1 may be formed in theisolation structure 24. The gate electrode GE, the source electrode SE, and the contact structure CS1 may respectively include conductive metal materials or other suitable conductive materials. The conductive metal materials mentioned above may include gold (Au), tungsten (W), cobalt (Co), nickel (Ni), titanium (Ti), molybdenum (Mo), copper (Cu), aluminum (Al), tantalum (Ta), palladium (Pd), platinum (Pt), a compound of the above-mentioned materials, a stack layer of the above-mentioned materials, or an alloy of the above-mentioned materials, but not limited thereto. In some embodiments, the source electrode and the contact structure CS1 may be formed concurrently by the same process, or the gate electrode GE and the contact structure CS1 may be formed concurrently by the same process, but not limited thereto. In some embodiments, the gate electrode GE, the source electrode SE, and the contact structure CS1 may be formed respectively by different processes. - As shown in
FIG. 1 andFIG. 2 , in some embodiments, after the steps of forming the gate electrode GE, the source electrode SE, and the contact structure CS1, thesubstrate 10 may be overturned for making thesecond side 10B of thesubstrate 10 facing upwards, and thesubstrate 10 may be bonded with asupport substrate 28. In some embodiments, adielectric layer 26 may be formed covering the gate electrode GE, the source electrode SE, and the contact structure CS1, and thesupport substrate 28 may then be bonded with thedielectric layer 26 adhesively. In some embodiments, thedielectric layer 26 may be an adhesive dielectric material, or another adhesive layer (not shown) may be used to combine thedielectric layer 26 with thesupport substrate 28. Thesupport substrate 28 may include a glass support substrate, a plastic support substrate, a ceramic support substrate, a sapphire support substrate, a stainless steel support substrate, or a support substrate formed by other suitable materials. Subsequently, a thinningprocess 90 may be performed to thesubstrate 10 from thesecond side 10B of thesubstrate 10. The thinningprocess 90 may include but is not limited to a dray etching process, a wet etching process, a polishing process (such as a chemical mechanical polishing process), or other suitable approaches capable of reducing the thickness of thesubstrate 10 for being beneficial for performing the process of forming trenches subsequently. - As shown in
FIG. 2 andFIG. 3 , after the thinningprocess 90, the drain trench TR1 and the contact trench TR2 may be formed concurrently by the same process for process simplification. In other words, the thinningprocess 90 may be performed to thesubstrate 10 from thesecond side 10B of thesubstrate 10 before the step of forming the drain trench TR1 and the contact trench TR2. In some embodiments, the process of forming the drain trench TR1 and the contact trench TR2 may include but is not limited to forming a patterned mask (such as patterned photoresist or other suitable patterned mask materials, not shown) at thesecond side 10B of thesubstrate 10 and performing an etching process (such as a dry etching process and/or a wet etching process) for forming the drain trench TR1 and the contact trench TR2 concurrently. In some embodiments, the drain trench TR1 may extend from thesecond side 10B of thesubstrate 10 toward thefirst side 10A of thesubstrate 10, penetrate thesubstrate 10 and thebuffer layer 12, and be partially formed in the second III-V compound layer 14, and the contact trench TR2 may extend from thesecond side 10B of thesubstrate 10 toward thefirst side 10A of thesubstrate 10, penetrate thesubstrate 10 and thebuffer layer 12, be partially disposed in theisolation structure 24, and expose a part of the contact structure CS1, but not limited thereto. In other words, theisolation structure 24 may be formed before the step of forming the contact trench TR2, but not limited thereto. In addition, the drain trench TR1 and the contact trench TR2 formed concurrently by the same process may have different depths when the stacked layers corresponding to the drain trench TR1 are different from the stacked layers corresponding to the contact trench TR2, but not limited thereto. - As shown in
FIG. 3 andFIG. 4 , the drain electrode is formed in the drain trench TR1 and the back contact structure CS2 is formed in the contact trench TR2. The back contact structure CS2 may contact and be electrically connected to the contact structure CS1, and the back contact structure CS2 is electrically separated from the drain electrode DE. It is worth noting that, before the step of forming the drain electrode and the back contact structure CS2, a wet cleaning process, a plasma cleaning process and/or other suitable cleaning processes may be performed to the drain trench TR1 and the contact trench TR2 for removing etching byproducts and/or micro particles generated by the step of forming the drain trench TR1 and the contact trench TR2. Additionally, the drain electrode DE and the back contact structure CS2 may respectively include conductive metal materials or other suitable conductive materials. The conductive metal materials mentioned above may include gold, tungsten, cobalt, nickel, titanium, molybdenum, copper, aluminum, tantalum, palladium, platinum, a compound of the above-mentioned materials, a stack layer of the above-mentioned materials, or an alloy of the above-mentioned materials, but not limited thereto. In some embodiments, the drain electrode DE and the back contact structure CS2 may be formed concurrently by the same process for process simplification, and the material composition of the back contact structure CS2 may be identical to the material composition of the drain electrode DE accordingly, but not limited thereto. For example, a firstconductive layer 30 may be formed after the step of forming the drain trench TR1 and the contact trench TR2. The firstconductive layer 30 may be partially formed in the drain trench TR1 and partially formed in the contact trench TR2, and the drain electrode DE and the back contact structure CS2 may be formed concurrently by performing a patterning process to the firstconductive layer 30. In some embodiments, the drain electrode DE and the back contact structure CS2 may be formed respectively by different conductive materials and/or different manufacturing processes according to some considerations. - Subsequently, after the step of forming the drain electrode DE and the back contact structure CS2, the
support substrate 28 may be removed for forming thesemiconductor device 101 shown inFIG. 5 . As shown inFIGS. 1-5 , in some embodiments, the gate electrode GE and the contact structure CS1 may be formed before the step of forming the drain trench TR1 and the contact trench TR2, but the present invention is not limited to this. Additionally, in some embodiments, the contact structure CS1 may be electrically connected to the source electrode SE or the gate electrode GE via other conductive structures (not shown) located at thefirst side 10A of thesubstrate 10, or the source electrode SE and/or the gate electrode GE may be directly connected with the contact structure CS1 and be electrically connected to the back contact structure CS2 by the contact structure CS1, but not limited thereto. In some embodiments, thesemiconductor device 101 may include a plurality of the contact structures CS1 and corresponding back contact structures CS2, a wire bonding process may be performed at thesecond side 10B of thesubstrate 10 for forming electrical connection with the drain electrode DE, the source electrode SE, and the gate electrode GE, and the purposes of simplifying the related wiring layout design and/or simplifying the related manufacturing processes may be achieved accordingly. Additionally, in some embodiments, the third III-V compound layer 18 may be regarded as a current blocking layer, the first portion P1 of the first III-V compound layer 16 may be regarded as a drift region, two-dimensional electron gas (2DEG) may be localized in the third portion P3 of the first III-V compound layer 16 and at a side adjacent to thenitride layer 20, and a part of thesemiconductor device 101 in the first region R1 may be regarded as a current-aperture vertical electron transistor (CAVET), but not limited thereto. It is worth noting that the structure of the semiconductor device in the present invention is not limited to the condition shown inFIG. 1 , and other types of semiconductor manufacturing method and/or other types of semiconductor structures including the first III-V compound layer 16 located at the front side of the substrate 10 (such as thefirst side 10A) may be combined with the drain trench TR1 and the contact trench TR2 penetrating thesubstrate 10 from the back side of the substrate 10 (such as thesecond side 10B) in the present invention. - The following description will detail the different embodiments of the present invention. To simplify the description, identical components in each of the following embodiments are marked with identical symbols. For making it easier to understand the differences between the embodiments, the following description will detail the dissimilarities among different embodiments and the identical features will not be redundantly described.
- Please refer to
FIGS. 6-9 .FIGS. 6-9 are schematic drawings illustrating a manufacturing method of asemiconductor device 102 according to a second embodiment of the present invention. As shown inFIG. 6 andFIG. 7 , after the steps of forming thebuffer layer 12, the second III-V compound layer 14, the first III-V compound layer 16, and thenitride layer 20, thesubstrate 10 may be overturned for making thesecond side 10B of thesubstrate 10 facing upwards, and thesubstrate 10 may be bonded with thesupport substrate 28. In some embodiments, thedielectric layer 26 may be adhesive for being bonded with thesupport layer 28, but not limited thereto. Subsequently, the thinningprocess 90 may be performed to thesubstrate 10 from thesecond side 10B of thesubstrate 10 for reducing the thickness of thesubstrate 10. As shown inFIG. 7 andFIG. 8 , after the thinningprocess 90, the drain trench TR1 and the contact trench TR2 may be formed concurrently by the same process, and the drain electrode DE and the back contact structure CS2 may be formed in the drain trench TR1 and the contact trench TR2 respectively. In some embodiments, the contact trench TR2 may penetrate thesubstrate 10 and thebuffer layer 12 and be partially disposed in the second III-V compound layer 14. In some embodiments, before the thinningprocess 90, thenitride layer 20, the first III-V compound layer 16, the second III-V compound layer 14, and a part of thebuffer layer 12 on the second region R2 may be removed and theisolation structure 24 shown inFIG. 2 described above may be formed on the second region R2 according to some considerations, but not limited thereto. Subsequently, as shown inFIG. 8 andFIG. 9 , after the steps of forming the drain electrode DE and the back contact structure CS2, thesupport substrate 28 and thedielectric layer 26 may be removed, and thegate dielectric layer 22, the gate electrode GE, the source electrode SE, and the contact structure CS1 may be formed at thefirst side 10A of thesubstrate 10. In some embodiments, thesubstrate 10 having the drain electrode DE and the back contact structure CS2 formed thereon may be bonded with another support substrate (not shown) before the steps of forming thegate dielectric layer 22, the gate electrode GE, the source electrode SE, and the contact structure CS1, but not limited thereto. In addition, the contact structure CS1 may penetrate thenitride layer 20, the first III-V compound layer 16, and a part of the second III-V compound layer 14 for contacting and being electrically connected to the back contact structure CS2. In the manufacturing method of this embodiment, thegate dielectric layer 22, the gate electrode GE, the source electrode SE, and the contact structure CS1 may be formed after the steps of forming the drain trench TR1, the contact trench TR2, the drain electrode DE, and the back contact structure CS2, the negative influence of the related processes for forming the drain trench TR1, the contact trench TR2, the drain electrode DE, and/or the back contact structure CS2 on thegate dielectric layer 22 may be avoided accordingly, and the electrical performance of thesemiconductor device 102 may be enhanced. - Please refer to
FIG. 10 .FIG. 10 is a schematic drawing illustrating a manufacturing method of a semiconductor device according to a third embodiment of the present invention. As shown inFIG. 10 , the difference between the manufacturing method in this embodiment and that in the first embodiment described above is that, the contact structure CS1 in this embodiment may penetrate thenitride layer 20, the first III-V compound layer 16, and a part of the second III-V compound layer 14 in the first direction D1, and the drain trench TR1 and the contact trench TR2 may be formed after the steps of forming the contact structure CS1, the gate electrode GE, and the source electrode SE. - Please refer to
FIG. 11 .FIG. 11 is a schematic drawing illustrating a manufacturing method of a semiconductor device according to a fourth embodiment of the present invention. As shown inFIG. 11 , the difference between the manufacturing method in this embodiment and that in the first embodiment described above is that, the manufacturing method in this embodiment may further include forming aninsulation layer 32 at thesecond side 10B of thesubstrate 10 after forming the drain electrode DE and forming the back contact structure CS2, and theinsulation layer 32 covers the drain electrode DE and the back contact structure CS2 for forming a protection effect. Theinsulation layer 32 may include a single layer or multiple layers of insulation materials, such as an inorganic insulation material (such as silicon oxide, silicon nitride, or silicon oxynitride), an organic insulation material (such as acrylic resin), or other suitable insulation materials. In some embodiments, theinsulation layer 32 may be partially formed in the drain trench TR1 and the contact trench TR2. In some embodiments, the drain trench TR1 may be filled with theinsulation layer 32 and the drain electrode DE, and the contact trench TR2 may be filled with theinsulation layer 32 and the back contact structure CS2, but not limited thereto. Additionally, in some embodiments, a planarization process may be performed after the step of forming theinsulation layer 32 for planarizing the surface of theinsulation layer 32. The planarization process described above may include a dry etching process, a wet etching process, a polishing process (such as a chemical mechanical polishing process), or other suitable planarization approaches. In addition, theinsulation layer 32 in this embodiment may be applied to other embodiments of the present invention according to some considerations. - Please refer to
FIG. 12 .FIG. 12 is a schematic drawing illustrating a manufacturing method of a semiconductor device according to a fifth embodiment of the present invention. As shown inFIG. 12 , the difference between the manufacturing method in this embodiment and that in the first embodiment described above is that the drain electrode DE and the back contact structure CS2 in this embodiment may include the firstconductive layer 30 and a secondconducive layer 31. The firstconductive layer 30 may be formed conformally on the drain trench TR1, the contact trench TR2, and thesubstrate 10, and the secondconductive layer 31 may cover the firstconductive layer 30. The material of the secondconductive layer 31 may be different from the material of the firstconductive layer 30. For example, the firstconductive layer 30 may include titanium nitride, tantalum nitride, or other suitable conductive materials with better barrier performance, and the secondconductive layer 31 may include conductive materials having relatively lower resistivity, such as copper, aluminum, and tungsten, but not limited thereto. In this embodiment, the drain electrode DE and the back contact structure CS2 may be formed concurrently by performing a patterning process to the firstconductive layer 30 and the secondconductive layer 31. In some embodiments, the drain trench TR1 may be filled with the drain electrode DE, and the contact trench TR2 may be filled with the back contact structure CS2, but not limited thereto. - In some embodiments, a planarization process may be performed after the step of forming the second
conductive layer 31 for planarizing the surface of the secondconductive layer 31. The planarization process described above may include a dry etching process, a wet etching process, a polishing process (such as a chemical mechanical polishing process), or other suitable planarization approaches. In addition, theinsulation layer 32 may be formed on the secondconductive layer 31, and theinsulation layer 32 may cover the drain electrode DE and the back contact structure CS2 for providing a protection effect. The approach of forming the drain electrode DE and the back contact structure CS2 by the firstconductive layer 30 and the secondconductive layer 31 in this embodiment may be applied to other embodiments of the present invention according to some considerations. Additionally, in some embodiments, the drain electrode DE and the back contact structure CS2 may be formed by different materials respectively according to some considerations while the drain trench TR1 may be filled with the drain electrode DE, and the contact trench TR2 may be filled with the back contact structure CS2. - To summarize the above descriptions, according to the semiconductor device in the present invention, the drain trench and the contact trench may be formed at the back side of the substrate, the drain electrode may be formed in the drain trench, and the back contact structure may be formed in the contact trench for enhancing the distribution density of the transistors and/or simplifying related wiring layout design and related processes. In addition, the drain trench and the contact trench may be formed concurrently by the same process for process simplification.
- Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (20)
1: A manufacturing method of a semiconductor device, comprising:
providing a substrate having a first side and a second side opposite to the first side;
forming a first III-V compound layer at the first side of the substrate;
forming a drain trench and a contact trench at the second side of the substrate, wherein the drain trench extends from the second side of the substrate toward the first side of the substrate and penetrates the substrate, the contact trench extends from the second side of the substrate toward the first side of the substrate and penetrates the substrate, and the drain trench and the contact trench are formed concurrently by a same process;
forming a drain electrode in the drain trench;
forming a back contact structure in the contact trench;
forming a buffer layer at the first side of the substrate, wherein at least a part of the buffer layer is located between the substrate and the first III-V compound layer; and
forming a second III-V compound layer on the buffer layer, wherein the second III-V compound layer is located between the first III-V compound layer and the buffer layer, the first III-V compound layer comprises an n-type lightly doped gallium nitride layer, and the second III-V compound layer comprises an n-type heavily doped gallium nitride layer.
2: The manufacturing method of the semiconductor device according to claim 1 , wherein the back contact structure is electrically separated from the drain electrode.
3: The manufacturing method of the semiconductor device according to claim 1 , further comprising:
forming a gate electrode at the first side of the substrate; wherein a part of the first III-V compound layer is located between the gate electrode and the substrate; and
forming a contact structure at the first side of the substrate, wherein the contact structure is electrically connected to the back contact structure.
4: The manufacturing method of the semiconductor device according to claim 3 , wherein the gate electrode and the contact structure are formed before forming the drain trench and the contact trench.
5: The manufacturing method of the semiconductor device according to claim 3 , wherein the gate electrode and the contact structure are formed after forming the drain electrode and forming the back contact structure.
6: The manufacturing method of the semiconductor device according to claim 1 , further comprising:
performing a thinning process to the substrate from the second side of the substrate before forming the drain trench and the contact trench.
7. (canceled)
8: The manufacturing method of the semiconductor device according to claim 1 , wherein the drain trench further penetrates the buffer layer and is partially disposed in the second III-V compound layer.
9: The manufacturing method of the semiconductor device according to claim 1 , wherein the contact trench further penetrates the buffer layer and is partially disposed in the second III-V compound layer.
10. (canceled)
11: The manufacturing method of the semiconductor device according to claim 1 , further comprising:
forming an isolation structure at the first side of the substrate, wherein a part of the contact trench is further formed in the isolation structure.
12: The manufacturing method of the semiconductor device according to claim 11 , further comprising:
forming a gate electrode at the first side of the substrate; wherein a part of the first III-V compound layer is located between the gate electrode and the substrate; and
forming a contact structure at the first side of the substrate, wherein at least a part of the contact structure is formed in the isolation structure, and the contact structure is electrically connected to the back contact structure.
13: The manufacturing method of the semiconductor device according to claim 11 , wherein the isolation structure is formed before forming the contact trench.
14: The manufacturing method of the semiconductor device according to claim 1 , further comprising:
forming an insulation layer at the second side of the substrate after forming the drain electrode and forming the back contact structure, wherein the insulation layer covers the drain electrode and the back contact structure.
15: The manufacturing method of the semiconductor device according to claim 14 , wherein the insulation layer is partially formed in the drain trench and the contact trench.
16: The manufacturing method of the semiconductor device according to claim 15 , wherein the drain trench is filled with the insulation layer and the drain electrode, and the contact trench is filled with the insulation layer and the back contact structure.
17: The manufacturing method of the semiconductor device according to claim 1 , wherein the drain trench is filled with the drain electrode, and the contact trench is filled with the back contact structure.
18: The manufacturing method of the semiconductor device according to claim 1 , wherein a material composition of the back contact structure is identical to a material composition of the drain electrode.
19: The manufacturing method of the semiconductor device according to claim 1 , further comprising:
forming a source electrode at the first side of the substrate, wherein a part of the first III-V compound layer is located between the source electrode and the substrate.
20: The manufacturing method of the semiconductor device according to claim 1 , wherein the substrate comprises a silicon substrate.
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW108118339A TWI717745B (en) | 2019-05-28 | 2019-05-28 | Semiconductor device |
TW108118357A TWI692039B (en) | 2019-05-28 | 2019-05-28 | Manufacturing method of semiconductor device |
TW108118357A | 2019-05-28 | ||
TW108118339 | 2019-05-28 | ||
TW108118357 | 2019-05-28 | ||
TW108118339A | 2019-05-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
US10854734B1 US10854734B1 (en) | 2020-12-01 |
US20200381538A1 true US20200381538A1 (en) | 2020-12-03 |
Family
ID=73549410
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/520,320 Active 2039-09-20 US11411099B2 (en) | 2019-05-28 | 2019-07-23 | Semiconductor device |
US16/521,585 Active US10854734B1 (en) | 2019-05-28 | 2019-07-24 | Manufacturing method of semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/520,320 Active 2039-09-20 US11411099B2 (en) | 2019-05-28 | 2019-07-23 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
US (2) | US11411099B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP4187616A1 (en) * | 2021-11-26 | 2023-05-31 | Epinovatech AB | A vertical hemt, an electrical circuit, and a method for producing a vertical hemt |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20230078017A1 (en) * | 2021-09-16 | 2023-03-16 | Wolfspeed, Inc. | Semiconductor device incorporating a substrate recess |
CN116072724B (en) * | 2023-03-07 | 2023-06-27 | 珠海镓未来科技有限公司 | Semiconductor power device and preparation method thereof |
CN117995882B (en) * | 2024-04-01 | 2024-06-14 | 深圳市港祥辉电子有限公司 | Super-high-pressure-resistant diamond CAVET device and preparation method thereof |
Family Cites Families (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5347149A (en) * | 1989-11-29 | 1994-09-13 | Texas Instruments Incorporated | Integrated circuit and method |
JPH09321175A (en) * | 1996-05-30 | 1997-12-12 | Oki Electric Ind Co Ltd | Microwave circuit and chip |
JP4167313B2 (en) * | 1997-03-18 | 2008-10-15 | 株式会社東芝 | High voltage power semiconductor device |
US6611002B2 (en) | 2001-02-23 | 2003-08-26 | Nitronex Corporation | Gallium nitride material devices and methods including backside vias |
US7132321B2 (en) * | 2002-10-24 | 2006-11-07 | The United States Of America As Represented By The Secretary Of The Navy | Vertical conducting power semiconductor devices implemented by deep etch |
JP4216634B2 (en) * | 2003-04-23 | 2009-01-28 | 株式会社日立製作所 | Semiconductor device |
DE102005042072A1 (en) * | 2005-06-01 | 2006-12-14 | Forschungsverbund Berlin E.V. | Vertical electrical contact connections e.g. micro-vias, producing method for silicon carbide-wafer, involves laser boring of passage holes through wafer and active layers and applying antiwetting layer in area of openings of holes |
US7442584B2 (en) * | 2005-11-21 | 2008-10-28 | Stmicroelectronics, Inc. | Isolated vertical power device structure with both N-doped and P-doped trenches |
JP2007184553A (en) * | 2005-12-06 | 2007-07-19 | Sanyo Electric Co Ltd | Semiconductor device and its fabrication process |
JP2008066694A (en) * | 2006-03-16 | 2008-03-21 | Sanyo Electric Co Ltd | Semiconductor device, and method for manufacturing it |
US7622357B2 (en) | 2006-05-25 | 2009-11-24 | International Business Machines Corporation | Semiconductor device structures with backside contacts for improved heat dissipation and reduced parasitic resistance |
US7541640B2 (en) * | 2006-06-21 | 2009-06-02 | Flextronics International Usa, Inc. | Vertical field-effect transistor and method of forming the same |
US8415737B2 (en) * | 2006-06-21 | 2013-04-09 | Flextronics International Usa, Inc. | Semiconductor device with a pillar region and method of forming the same |
JP5091445B2 (en) * | 2006-09-15 | 2012-12-05 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
JP5117698B2 (en) * | 2006-09-27 | 2013-01-16 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP2008117881A (en) * | 2006-11-02 | 2008-05-22 | Sanyo Electric Co Ltd | Semiconductor device, and its manufacturing method |
US8003525B2 (en) * | 2007-06-29 | 2011-08-23 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
JP5431667B2 (en) * | 2007-10-01 | 2014-03-05 | 富士電機株式会社 | Gallium nitride semiconductor device |
US7713794B2 (en) * | 2007-11-01 | 2010-05-11 | Fuji Electric Device Technology Co., Ltd. | Manufacturing method of a semiconductor device |
JP2009164158A (en) * | 2007-12-28 | 2009-07-23 | Panasonic Corp | Semiconductor device and its fabrication process |
WO2009110254A1 (en) * | 2008-03-04 | 2009-09-11 | 日本電気株式会社 | Field effect transistor and method for manufacturing the same |
US8294208B2 (en) * | 2008-03-04 | 2012-10-23 | International Rectifier Corporation | Semiconductor device having a gate contact on one surface electrically connected to a gate bus on an opposing surface |
JP5617175B2 (en) * | 2008-04-17 | 2014-11-05 | 富士電機株式会社 | Wide band gap semiconductor device and manufacturing method thereof |
JP5604855B2 (en) * | 2009-11-17 | 2014-10-15 | 富士通株式会社 | Semiconductor device and manufacturing method thereof |
JP5526811B2 (en) * | 2010-01-29 | 2014-06-18 | 富士電機株式会社 | Reverse conducting insulated gate bipolar transistor |
JP5611653B2 (en) | 2010-05-06 | 2014-10-22 | 株式会社東芝 | Nitride semiconductor device |
JP5678517B2 (en) * | 2010-08-23 | 2015-03-04 | 富士通株式会社 | Semiconductor device and manufacturing method thereof |
JP5707786B2 (en) * | 2010-08-31 | 2015-04-30 | 富士通株式会社 | Compound semiconductor device and manufacturing method thereof |
JP5757103B2 (en) * | 2011-02-21 | 2015-07-29 | 富士電機株式会社 | Wide band gap reverse blocking MOS semiconductor device |
US10312361B2 (en) | 2011-06-20 | 2019-06-04 | The Regents Of The University Of California | Trenched vertical power field-effect transistors with improved on-resistance and breakdown voltage |
US8304916B1 (en) * | 2011-07-06 | 2012-11-06 | Northrop Grumman Systems Corporation | Half-through vias for suppression of substrate modes |
JP5995435B2 (en) * | 2011-08-02 | 2016-09-21 | ローム株式会社 | Semiconductor device and manufacturing method thereof |
US9281359B2 (en) * | 2012-08-20 | 2016-03-08 | Infineon Technologies Ag | Semiconductor device comprising contact trenches |
DE102013211374A1 (en) | 2013-06-18 | 2014-12-18 | Robert Bosch Gmbh | Transistor and method for manufacturing a transistor |
JP2015050390A (en) * | 2013-09-03 | 2015-03-16 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US20150270356A1 (en) | 2014-03-20 | 2015-09-24 | Massachusetts Institute Of Technology | Vertical nitride semiconductor device |
JP2016001651A (en) * | 2014-06-11 | 2016-01-07 | 株式会社東芝 | Semiconductor device and manufacturing method of the same |
JP6649208B2 (en) | 2016-08-29 | 2020-02-19 | 株式会社東芝 | Semiconductor device |
US10163707B2 (en) * | 2017-05-19 | 2018-12-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming group III-V device structure |
JP7137947B2 (en) * | 2018-03-22 | 2022-09-15 | ローム株式会社 | Nitride semiconductor device |
-
2019
- 2019-07-23 US US16/520,320 patent/US11411099B2/en active Active
- 2019-07-24 US US16/521,585 patent/US10854734B1/en active Active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP4187616A1 (en) * | 2021-11-26 | 2023-05-31 | Epinovatech AB | A vertical hemt, an electrical circuit, and a method for producing a vertical hemt |
WO2023094459A1 (en) * | 2021-11-26 | 2023-06-01 | Epinovatech Ab | A vertical hemt, an electrical circuit, and a method for producing a vertical hemt |
Also Published As
Publication number | Publication date |
---|---|
US11411099B2 (en) | 2022-08-09 |
US20200381554A1 (en) | 2020-12-03 |
US10854734B1 (en) | 2020-12-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10854734B1 (en) | Manufacturing method of semiconductor device | |
US9331155B2 (en) | Semiconductor device and manufacturing method | |
JP2013033918A (en) | High electron mobility transistors and methods of manufacturing the same | |
US20240128353A1 (en) | High electron mobility transistor and method for fabricating the same | |
US9917187B2 (en) | Semiconductor device and manufacturing method | |
US10872967B2 (en) | Manufacturing method of semiconductor device | |
EP4033541A1 (en) | High electron mobility transistor and method for forming the same | |
US20220271153A1 (en) | Hemt and fabricating method of the same | |
US12009415B2 (en) | High electron mobility transistor and method for fabricating the same | |
JP2015012177A (en) | Semiconductor device and manufacturing method of the same | |
WO2017110267A1 (en) | Transistor, semiconductor device, electronic apparatus, and transistor manufacturing method | |
TWI692039B (en) | Manufacturing method of semiconductor device | |
US20230231021A1 (en) | High electron mobility transistor and method for fabricating the same | |
CN112640127B (en) | Semiconductor device and method for manufacturing the same | |
CN112928161A (en) | High electron mobility transistor and manufacturing method thereof | |
US20240047554A1 (en) | Semiconductor device and manufacturing method thereof | |
US20230352557A1 (en) | Semiconductor device and manufacturing method thereof | |
US20230378313A1 (en) | Manufacturing method of semiconductor device | |
TWI717745B (en) | Semiconductor device | |
US20230053074A1 (en) | Semiconductor device and manufacturing method thereof | |
US20240234559A1 (en) | High electron mobility transistor and method for fabricating the same | |
US20230144657A1 (en) | Semiconductor device and manufacturing method thereof | |
CN118266084A (en) | Nitride-based semiconductor device and method of manufacturing the same | |
CN118160098A (en) | Nitride-based semiconductor device and method of manufacturing the same | |
TW202329462A (en) | High electron mobility transistor and method for fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLC SEMICONDUCTOR GROUP (CQ) CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHIH, YI-CHUN;YEH, SHUN-MIN;REEL/FRAME:049853/0995 Effective date: 20190722 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |