US20200273841A1 - Memory die layouts for failure protection in ssds - Google Patents
Memory die layouts for failure protection in ssds Download PDFInfo
- Publication number
- US20200273841A1 US20200273841A1 US16/287,948 US201916287948A US2020273841A1 US 20200273841 A1 US20200273841 A1 US 20200273841A1 US 201916287948 A US201916287948 A US 201916287948A US 2020273841 A1 US2020273841 A1 US 2020273841A1
- Authority
- US
- United States
- Prior art keywords
- package
- memory
- channel
- memory dies
- dies
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000003860 storage Methods 0.000 claims abstract description 260
- 238000011084 recovery Methods 0.000 claims description 53
- 238000000034 method Methods 0.000 description 16
- 238000013500 data storage Methods 0.000 description 6
- 230000000694 effects Effects 0.000 description 4
- 239000008272 agar Substances 0.000 description 3
- 101100498818 Arabidopsis thaliana DDR4 gene Proteins 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 239000013589 supplement Substances 0.000 description 2
- 102100036725 Epithelial discoidin domain-containing receptor 1 Human genes 0.000 description 1
- 101710131668 Epithelial discoidin domain-containing receptor 1 Proteins 0.000 description 1
- 208000031339 Split cord malformation Diseases 0.000 description 1
- 239000001809 ammonium phosphatide Substances 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000001427 coherent effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000005192 partition Methods 0.000 description 1
- 239000001814 pectin Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000002085 persistent effect Effects 0.000 description 1
- 238000004645 scanning capacitance microscopy Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000013068 supply chain management Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/74—Masking faults in memories by using spares or by reconfiguring using duplex memories, i.e. using dual copies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
- G06F11/108—Parity data distribution in semiconductor storages, e.g. in SSD
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
- G06F11/1092—Rebuilding, e.g. when physically replacing a failing disk
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/52—Protection of memory contents; Detection of errors in memory contents
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C2029/0409—Online test
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C2029/0411—Online error correction
Definitions
- Embodiments of the present disclosure generally relate to data storage devices, such as solid state drives (SSDs).
- SSDs solid state drives
- Non-volatile memory devices may be used for storing host data while volatile memory devices may be utilized for storing cached data and/or recovery data. Both the non-volatile memory devices and the volatile memory devices may comprise error correction codes (ECC) for correcting small accumulated errors in the stored data. When the primary ECC codeword correction capabilities are exceeded, the storage device may employ a secondary ECC layer.
- ECC error correction codes
- both the primary ECC and the secondary ECC may require a large number of memory dies spread over a large number of channels, making packaging of the storage device challenging and expensive. Due to the large number of memory dies and channels, signal integrity and bus speeds may be reduced, and the handling of the memory dies and channels may be difficult. These factors may result in the rebuilding of data using both the primary ECC and the secondary ECC to be complex and time-consuming, increasing the associated latencies of the storage device. As such, rebuilding using both the primary ECC and the secondary ECC may be slow and labor-intensive on the device, causing the failure protection of data to be inefficient.
- the present disclosure generally relates to storage devices comprising a memory device having a layout optimized for data failure protection.
- a storage device comprises a memory device having a first package and a second package disposed adjacent to the first package.
- the first package comprises an even number of memory die having a first storage capacity
- the second package comprises two memory die having a second storage capacity.
- a first half of the memory dies of the first package and a first memory die of the second package are coupled to a first channel.
- a second half of the memory dies of the first package and a second memory die of the second package are coupled to a second channel parallel to the first channel.
- a storage device comprises a controller, a first memory device coupled to the controller, the first memory device comprising non-volatile memory, and a second memory device coupled to the controller.
- the second memory device comprises a first package coupled to a first channel and a second channel parallel to the first channel.
- the first package comprises an even number of memory dies having a first storage capacity.
- the second memory device further comprises a second package coupled to the first channel and the second channel.
- the second package comprises two memory dies having a second storage capacity less than the first storage capacity. An equal number of memory dies from the first package having the first storage capacity and an equal number of memory dies from the second package having the second storage capacity are disposed on both the first channel and the second channel.
- a storage device comprises a first controller, a first memory device coupled to the first controller, the first memory device comprising non-volatile memory, and a second memory device coupled to the first controller.
- the second memory device comprises a first package comprising an even number of first memory dies. A first half of the first memory dies are disposed parallel to a second half of the first memory dies.
- the second memory device further comprises a second package disposed adjacent to the first package.
- the second package comprises a set of second memory dies. A first memory die of the set is disposed adjacent to a second memory die of the set.
- the second memory device further comprises a first channel coupled to the first half of the first memory dies of the first package and to the first memory die of the set of the second package, and a second channel disposed parallel to the first channel.
- the second channel is coupled to the second half of the first memory dies of the first package and to the second memory die of the set of the second package.
- a storage device comprises a first memory device comprising a first package comprising an even number of first memory dies. A first half of the first memory dies are disposed parallel to a second half of the first memory dies.
- the first memory device further comprises a second package disposed adjacent to the first package.
- the second package comprises a set of second memory dies. A first memory die of the set is disposed adjacent to a second memory die of the set.
- the first memory device further comprises a first channel coupled to the first half of the first memory dies of the first package and to the first memory die of the set of the second package, and a second channel disposed parallel to the first channel.
- the second channel is coupled to the second half of the first memory dies of the first package and to the second memory die of the set of the second package.
- the first memory device further comprises a third package disposed adjacent to the first package, the third package comprising an even number of third memory dies. A first half of the third memory dies are disposed parallel to a second half of the third memory dies.
- the first memory device further comprises a fourth package disposed adjacent to the third package and the second package, the fourth package comprising a set of fourth memory dies. A first memory die of the set is disposed adjacent to a second memory die of the set.
- the first memory device further comprises a third channel disposed parallel to the first channel and the second channel, the third channel coupled to the first half of the third memory dies of the third package and to the first memory die of the set of the fourth package, and a fourth channel disposed parallel to the third channel, the fourth channel coupled to the second half of third memory dies of the third package and to the second memory die of the set of the fourth package.
- FIG. 1 is a schematic block diagram illustrating a storage system comprising a storage device coupled to a host device, according to one embodiment.
- FIG. 2 illustrates an SCM for use in a storage device, according to one embodiment.
- FIG. 3 illustrates an SCM for use in a storage device, according to another embodiment.
- FIG. 4 illustrates the physical placements of data, codewords, and associated parities in an SCM utilized for failure protection in a storage device, according to yet another embodiment.
- FIG. 5 illustrates a method of recovering data from a failed memory die, according to one embodiment.
- FIG. 6 illustrates a method of recovering data from a failed memory die, according to another embodiment.
- FIG. 7 illustrates a method of recovering data from a failed memory die, according to yet another embodiment.
- the present disclosure generally relates to storage devices comprising a memory device having a layout optimized for data failure protection.
- a storage device comprises a memory device having a first package and a second package disposed adjacent to the first package.
- the first package comprises an even number of memory die having a first storage capacity
- the second package comprises two memory die having a second storage capacity.
- a first half of the memory dies of the first package and a first memory die of the second package are coupled to a first channel.
- a second half of the memory dies of the first package and a second memory die of the second package are coupled to a second channel parallel to the first channel.
- FIG. 1 is a schematic block diagram illustrating a storage system 100 in which storage device 106 may function as a storage device for a host device 104 , in accordance with one or more techniques of this disclosure.
- the host device 104 may utilize non-volatile memory devices 110 included in storage device 106 to store and retrieve data.
- the storage system 100 may include a plurality of storage devices, such as the storage device 106 , which may operate as a storage array.
- the storage system 100 may include a plurality of storages devices 106 configured as a redundant array of inexpensive/independent disks (RAID) that collectively function as a mass storage device for the host device 104 .
- RAID redundant array of inexpensive/independent disks
- the storage system 100 includes a host device 104 which may store and/or retrieve data to and/or from one or more storage devices, such as the storage device 106 . As illustrated in FIG. 1 , the host device 104 may communicate with the storage device 106 via a host interface 114 .
- the host device 104 may comprise any of a wide range of devices, including computer servers, network attached storage (NAS) units, desktop computers, notebook (i.e., laptop) computers, tablet computers, set-top boxes, telephone handsets such as so-called “smart” phones, so-called “smart” pads, televisions, cameras, display devices, digital media players, video gaming consoles, video streaming device, and the like.
- NAS network attached storage
- the storage device 106 includes a controller 108 , non-volatile memory (NVM) 110 , volatile memory 112 , a volatile memory controller 116 , and a host interface 114 . While shown in the storage device 106 , NVM 110 and volatile memory 112 are optional components, and may not be included in the storage device 106 .
- the storage device 106 further includes a second memory device 122 and a storage class memory (SCM) controller 118 disposed on the controller 108 .
- the second memory device is referred to as an SCM 122 .
- the SCM 122 may replace or supplement any type of memory, such as persistent memory (PM), phase-change memory (PCM) devices, resistive random-access memory (ReRAM) devices, magnetoresistive random-access memory (MRAM) devices, ferroelectric random-access memory (F-RAM), DRAM, SRAM, NAND, NOR, etc.
- PM persistent memory
- PCM phase-change memory
- ReRAM resistive random-access memory
- MRAM magnetoresistive random-access memory
- F-RAM ferroelectric random-access memory
- DRAM dynamic random-access memory
- SRAM static random-access memory
- NAND NAND
- NOR NOR
- the storage device 106 may include additional components not shown in FIG. 1 for sake of clarity.
- the storage device 106 may include a printed circuit board (PCB) to which components of the storage device 106 are mechanically attached and which includes electrically conductive traces that electrically interconnect components of the storage device 106 , or the like.
- PCB printed circuit board
- the physical dimensions and connector configurations of the storage device 106 may conform to one or more standard form factors.
- Some example standard form factors include, but are not limited to, 3.5′′ data storage device (e.g., an HDD or SSD), 2.5′′ data storage device, 1.8′′ data storage device, peripheral component interconnect (PCI), PCI-extended (PCI-X), PCI Express (PCIe) (e.g., PCIe x1, x4, x8, x16,PCIe Mini Card, MiniPCI, etc.).
- the storage device 106 may be directly coupled (e.g., directly soldered) to a motherboard of the host device 104 .
- the storage device 106 may be a multi-chip package (MCP) comprising several memory devices and controller chips in the same package.
- MCP multi-chip package
- the host interface 114 of the storage device 106 may include one or both of a data bus for exchanging data with the host device 104 and a control bus for exchanging commands with the host device 104 .
- the host interface 114 may operate in accordance with any suitable protocol.
- the host interface 114 may operate in accordance with one or more of the following protocols: advanced technology attachment (ATA) (e.g., serial-ATA (SATA) and parallel-ATA (PATA)), Fibre Channel Protocol (FCP), small computer system interface (SCSI), serially attached SCSI (SAS), PCI, and PCIe, non-volatile memory express (NVMe), OpenCAPI, GenZ, Cache Coherent Interface Accelerator (CCIX), Open Channel SSD (OCSSD), or the like.
- ATA advanced technology attachment
- SATA serial-ATA
- PATA parallel-ATA
- FCP Fibre Channel Protocol
- SCSI small computer system interface
- SAS serially attached SCSI
- PCI PCI
- NVMe non-volatile memory
- the electrical connection of the host interface 114 (e.g., the data bus, the control bus, or both) is electrically connected to the controller 108 , providing electrical connection between the host device 104 and the controller 108 , allowing data to be exchanged between the host device 104 and the controller 108 .
- the electrical connection of the host interface 114 may also permit the storage device 106 to receive power from the host device 104 .
- the storage device 106 includes NVM 110 , which may include a plurality of memory devices.
- NVM 110 may comprise recording, memory, and/or storage devices, such as solid-state storage device(s) and/or semiconductor storage device(s) that are arranged and/or partitioned into a plurality of addressable media storage locations.
- a media storage location refers to any physical unit of memory (e.g., any quantity of physical storage media on NVM 110 ).
- Memory units may include, but are not limited to: pages, memory divisions, partitions, arrays, planes, blocks, sectors, collections or sets of physical storage locations (e.g., logical pages, logical blocks), or the like.
- NVM 110 may be configured to store and/or retrieve data. For instance, a memory device of NVM 110 may receive data and a message from the controller 108 that instructs the memory device to store the data. Similarly, the memory device of NVM 110 may receive a message from the controller 108 that instructs the memory device to retrieve data. In some examples, each of the memory devices may be referred to as a die.
- each memory device of NVM 110 may include any type of non-volatile memory devices, such as flash memory devices and SCM devices, including PM devices, PCM devices, ReRAM devices, MRAM devices, F-RAM devices, holographic memory devices, and any other type of non-volatile memory devices.
- non-volatile memory devices such as flash memory devices and SCM devices, including PM devices, PCM devices, ReRAM devices, MRAM devices, F-RAM devices, holographic memory devices, and any other type of non-volatile memory devices.
- NVM 110 may comprise a plurality of flash memory devices.
- Flash memory devices may include NAND or NOR based flash memory devices, and may store data based on a charge contained in a floating gate of a transistor for each flash memory cell.
- the flash memory device may be divided into a plurality of blocks which may divided into a plurality of pages.
- Each block of the plurality of blocks within a particular memory device may include a plurality of NAND cells.
- Rows of NAND cells may be electrically connected using a word line to define a page of a plurality of pages.
- Respective cells in each of the plurality of pages may be electrically connected to respective bit lines.
- NAND flash memory devices may be 2D or 3D devices, and may be single level cell (SLC), multi-level cell (MLC), triple level cell (TLC), or quad level cell (QLC).
- Storage device 106 also includes volatile memory 112 , which may be used by controller 108 to store information.
- the volatile memory controller 116 may manage or control the read and write operations to the volatile memory 112 .
- Volatile memory 112 may be comprised of one or more volatile memory devices.
- the controller 108 may use volatile memory 112 as a cache. For instance, the volatile memory controller 116 may store cached information in volatile memory 112 until cached information is written to NVM 110 .
- volatile memory 112 examples include, but are not limited to, random-access memory (RAM), dynamic random access memory (DRAM), static RAM (SRAM), and synchronous dynamic RAM (SDRAM (e.g., DDR1, DDR2, DDR3, DDR3L, LPDDR3, DDR4, LPDDR4, and the like)).
- RAM random-access memory
- DRAM dynamic random access memory
- SRAM static RAM
- SDRAM synchronous dynamic RAM
- the storage device 106 includes a controller 108 , which may manage one or more operations of the storage device 106 .
- the controller 108 may manage the reading of data from and/or the writing of data to NVM 110 .
- the controller 108 may initiate a data storage command to store data to NVM 110 and monitor the progress of the data storage command.
- the controller 108 may determine at least one operational characteristic of the storage system 100 and store the at least one operational characteristic to NVM 110 .
- the controller 108 includes an error correction code (ECC) and error detection code (EDC) unit 120 .
- ECC error correction code
- EDC error detection code
- the ECC and EDC unit 120 is configured to detect and receive ECC and recovery data, such as XOR data, parity data, codewords, Bose-Chaudhuri-Hocquenghem (BCH) codes, Low Density Parity Check (LDPC), Cyclical Redundancy Check (CRC), etc.
- ECC and EDC unit 120 is further configured to rebuild or recovery failed memory blocks or dies using the ECC and recovery data.
- the storage device further includes an SCM 122 and an SCM controller 118 disposed on the controller 108 .
- the SCM 122 may replace or supplement the volatile memory 112 .
- the volatile memory 112 may be utilized for write intensive uses while the SCM 122 may be utilize to storage failure protection data, such as XOR data, parity data, etc.
- the SCM 122 may be utilized with volatile or non-volatile memory.
- the SCM controller 118 may manage or controller one or more operations of the SCM 122 , such as managing read and write operations to the SCM 122 .
- the SCM controller 118 of the storage device 106 may include one or both of a data bus for exchanging data with the controller 108 and a control bus for exchanging commands with the controller 108 .
- FIG. 2 illustrates an SCM 200 utilized in a storage device, such as the storage device 106 of FIG. 1 , according to one embodiment.
- the SCM 200 may be the SCM 122 of FIG. 1 .
- a storage system e.g., a cellular phone, a Universal Serial Bus (USB), embedded storage devices, etc.
- the SCM 200 may comprise recording, memory, and/or storage devices, such as solid-state storage device(s) and/or semiconductor storage device(s) that are arranged and/or partitioned into a plurality of addressable media storage locations.
- a media storage location refers to any physical unit of memory (e.g., any quantity of physical storage media on the SCM 200 ).
- the SCM 200 comprises a first package 202 and a second package 204 disposed adjacent to the first package 202 .
- the first package 202 comprises an even number of memory dies 206 having a first storage capacity.
- the first package 202 may comprise may comprise 2 n (i.e. a power of two) number of memory dies 206 , such as 2, 4, or 8 memory dies 206 .
- the second package 204 comprises a set or pair of memory dies 208 A- 208 B having a second storage capacity.
- the first storage capacity of the memory dies 206 of the first package 202 may be greater than the second storage capacity of the memory dies 208 A- 208 B of the second package 204 .
- the first storage capacity is twice as large as the second storage capacity.
- the memory dies 206 of the first package 202 may have a storage capacity of 256 Gb while the memory dies 208 A- 208 B of the second package 204 may have a storage capacity of 128 Gb.
- the combined storage capacity of both the memory dies 208 A- 208 B of the second package 204 equals the first storage capacity of one memory die 206 of the first package 202 .
- the memory dies 208 A- 208 B of the second package 204 may be utilized together to service as a single memory die having the first storage capacity.
- the first storage capacity is equal to the second storage capacity.
- each memory die 206 , 208 A- 208 B in both the first package 202 and the second package 204 may have the same storage capacity, such as 256 Gb.
- the first package 202 and the second package 204 are coupled to a first channel 210 and a second channel 212 parallel to the first channel 210 .
- the first and second channels 210 , 212 may be coupled to an SCM controller, such as the SCM controller 118 of FIG. 1 . Utilizing only two channels 210 , 212 may increase the bus speed of the SCM interface.
- the first channel 210 and the second channel 212 may comprise one or more of an open NAND flash interface (ONFI), TM bus, LPDDR3, LPDDR4, DDR2, DDR3, DDR4, or the like.
- ONFI open NAND flash interface
- TM bus LPDDR3, LPDDR4, DDR2, DDR3, DDR4, or the like.
- a first half 214 of the memory dies 206 of the first package 202 and the first memory die 208 A of the second package 204 are coupled to the first channel 210 .
- a second half 216 of the memory dies 206 of the first package 202 and the second memory die 208 B of the second package 204 are coupled to the second channel 212 .
- both the first channel 210 and the second channel 210 have the same number of memory dies disposed thereon.
- the second package 204 is disposed below the first package 202 . However, the second package 204 may be disposed above the first package 202 .
- the first package 202 comprises eight memory dies 206 while the second package 204 comprises two memory dies 208 A- 208 B having one-half the storage capacity of the memory dies 206 of the first package 202 .
- the eight memory dies 206 of the first package 202 combined with the two memory dies 208 A- 208 B of the second package 204 results in the same amount of storage capacity as nine memory dies each having the same storage capacity.
- Utilizing an even number of memory dies 206 in the first package 202 with the second package 204 having two memory dies 208 A- 208 B with one-half the storage capacity allows each channel 210 , 212 to have the same amount of memory dies 206 , 208 A- 208 B (i.e., the same total amount of storage capacity) to be disposed thereon.
- storage devices utilizing the storage capacity of an odd number of memory dies with an even number of channels may be configured such that each channel is coupled to the same amount of memory dies and the same amount of storage capacity.
- a USB device or an embedded device may comprise one memory package having two channels with an even number of die disposed on each channel, such as having five memory dies disposed on each channel.
- each channel may comprise one memory die having the second storage capacity while the other memory dies have the first storage capacity.
- FIG. 3 illustrates an SCM 300 utilized in a storage device, such as the storage device 106 of FIG. 1 , according to another embodiment.
- the SCM 300 may be the SCM 122 of FIG. 1 .
- the SCM 300 comprises a first package 302 and a second package 304 disposed adjacent to the first package 302 .
- the first package 302 comprises an even number of memory dies 306 having a first storage capacity.
- the first package 302 may comprise 2 n (i.e. a power of two) number of memory dies 306 , such as 2, 4, or 8 memory dies 306 .
- the second package 304 comprises a set or pair of memory dies 308 A- 308 B having a second storage capacity. As shown in FIG. 3 , the second package 304 is disposed below the first package 302 . However, the second package 304 may be disposed above the first package 302 .
- the first package 302 and the second package 304 are coupled to a first channel 310 and a second channel 312 parallel to the first channel 310 .
- the first and second channels 310 , 312 may be coupled to an SCM controller, such as the SCM controller 118 of FIG. 1 .
- a first half 330 of the memory dies 306 of the first package 302 and the first memory die 308 A of the second package 304 are coupled to the first channel 310 .
- a second half 332 of the memory dies 306 of the first package 302 and the second memory die 308 B of the second package 304 are coupled to the second channel 312 .
- the first channel 310 and the second channel 312 each have the same number of memory dies 306 , 308 A- 308 B disposed thereon.
- the SCM 300 further comprises a third package 318 and a fourth package 320 disposed adjacent to the third package 318 .
- the fourth package 320 is further disposed adjacent to the second package 304 , and the third package 318 is disposed adjacent to the first package 302 .
- the third package 318 comprises an even number of memory dies 326 having the first storage capacity.
- the third package 318 may comprise 2 n (i.e. a power of two) number of memory dies 326 , such as 2, 4, or 8 memory dies 326 .
- the first package 302 and the third package 318 comprise the same number of memory dies 306 , 326 .
- the fourth package 320 comprises a set or pair of memory dies 328 A- 328 B having the second storage capacity.
- the memory dies 308 A- 308 B of the second package 304 and the memory dies 328 A- 328 B of the fourth package 320 may be the same memory dies 208 A- 208 B of the SCM 200 of FIG. 2 .
- the fourth package 320 is disposed below the third package 318 .
- the fourth package 320 may be disposed above the third package 318 .
- the memory dies 306 of the first package 302 and the memory dies 326 of the third package 318 may be the same memory dies 206 of the SCM 200 of FIG. 2 .
- the third package 318 and the fourth package 320 are coupled to a third channel 322 and a fourth channel 324 parallel to the third channel 318 .
- the third channel 322 and the fourth channel 324 are disposed parallel to the first channel 310 and the second channel 312 .
- the third and fourth channels 322 , 324 may be coupled to an SCM controller, such as the SCM controller 118 of FIG. 1 . Utilizing only four channels 310 , 312 , 322 , 324 may increase the bus speed of the SCM interface.
- a first half 334 of the memory dies 326 of the third package 318 and the first memory die 328 A of the fourth package 320 are coupled to the third channel 322 .
- a second half 336 of the memory dies 326 of the third package 318 and the second memory die 328 B of the fourth package 320 are coupled to the fourth channel 324 .
- the third channel 322 and the fourth channel 324 each have the same number of memory dies 326 , 328 A- 328 B disposed thereon.
- the first channel 310 , the second channel 312 , the third channel 322 , and the fourth channel 324 may each have the same number of memory dies 306 , 308 A- 308 B, 326 , 328 A- 328 B disposed thereon.
- the first storage capacity of the memory dies 306 of the first package 302 and the memory dies 326 of the third package 318 may be greater than the second storage capacity of the memory dies 308 A- 308 B of the second package 304 and the memory dies 328 A- 328 B of the fourth package 320 .
- the second storage capacity is one-fourth the size of the first storage capacity.
- the memory dies 306 of the first package 302 and the memory dies 326 of the third package 318 may have a storage capacity of 256 Gb while the memory dies 308 A- 308 B of the second package 304 and the memory dies 328 A- 328 B of the fourth package 320 may have a storage capacity of 64 Gb.
- the combined storage capacity of the memory dies 308 A- 308 B of the second package 304 and the memory dies 328 A- 328 B of the fourth package 320 equals the first storage capacity of one memory die 306 of the first package 302 or the memory dies 326 of the third package 318 .
- the memory dies 308 A- 308 B, 328 A- 328 B of the second and fourth packages 304 , 320 may be utilized together to service as a single memory die having the first storage capacity.
- the first storage capacity is equal to the second storage capacity.
- the first package 302 and the third package 318 each comprise four memory dies 306 , 326 , respectively, and the memory dies 308 A- 308 B, 328 A- 328 B of the second and fourth packages 304 , 320 have one-fourth the storage capacity of the memory dies 306 , 326 of the first and third packages 302 , 318 .
- the eight total memory dies 306 , 326 of the first and third packages 302 , 318 combined with the four total memory dies 308 A- 308 B, 328 A- 328 B of the second and fourth packages 304 , 320 results in the same amount of storage capacity as nine memory dies each having the same storage capacity.
- each of the four channels 310 , 312 , 322 , 324 have the same amount of memory dies 306 , 308 A- 308 B, 326 , 328 A- 328 B (i.e., the same total amount of storage capacity) disposed thereon.
- storage devices utilizing the storage capacity of an odd number of memory dies with an even number of channels may be configured such that each channel is coupled to the same amount of memory dies and the same amount of storage capacity.
- FIG. 4 illustrates an SCM 400 utilized for failure protection in a storage device, such as the storage device 106 of FIG. 1 , according to another embodiment.
- the SCM 400 may be the SCM 122 of FIG. 1 .
- the SCM 400 is configured like the SCM 200 of FIG. 2 .
- the SCM 400 comprises a first package 402 having an even number of memory dies 406 A- 406 H each having a first storage capacity.
- a second package 404 disposed adjacent to the first package 402 comprises a set or pair of memory dies 408 A- 408 B each having a second storage capacity.
- FIG. 4 illustrates an SCM 400 utilized for failure protection in a storage device, such as the storage device 106 of FIG. 1 , according to another embodiment.
- the SCM 400 may be the SCM 122 of FIG. 1 .
- the SCM 400 is configured like the SCM 200 of FIG. 2 .
- the SCM 400 comprises a first package 402 having an even number of memory dies 406 A-
- the first storage capacity of the memory dies 406 A- 406 H of the first package 402 is twice as large as the second storage capacity of the memory dies 408 A- 408 B of the second package 404 .
- the memory dies 406 A- 406 H of the first package 402 may have a storage capacity of 256 Gb while the memory dies 408 A- 408 B of the second package 404 may have a storage capacity of 128 Gb.
- the first package 402 and the second package 404 are coupled to a first channel 410 and a second channel 412 parallel to the first channel 410 .
- the first and second channels 410 , 412 may be coupled to an SCM controller, such as the SCM controller 118 of FIG. 1 .
- a first half 414 of the memory dies 406 A- 406 D of the first package 402 and the first memory die 408 A of the second package 404 are coupled to the first channel 410 .
- a second half 416 of the memory dies 406 E- 406 H of the first package 402 and the second memory die 408 B of the second package 404 are coupled to the second channel 412 .
- Each memory die 406 A- 406 H in the first package 402 is configured to store first data 440 A- 440 H and second data 442 A- 442 H.
- the first data 440 A- 440 H and the second data 442 A- 442 H comprise host data and/or ECC data.
- the first memory die 408 A of the second package 404 is configured to store first recovery data 444 for the first data 440 A- 440 H stored in the memory dies 406 A- 406 H of the first package 402 .
- the second memory die 408 B of the second package 404 is configured to store second recovery data 446 for the second data 442 A- 442 H stored in the memory dies 406 A- 406 H of the first package 402 .
- the first recovery data 444 store XOR data corresponding to the first data 440 A- 440 H
- the second recovery data 446 may store XOR data corresponding to the second data 442 A- 442 H.
- the first data 440 A- 440 H and the second data 442 A- 442 H may include one or more types of data, such as logging (e.g. logical-to-physical tables), remapping, ECC, wear leveling, defect growth, etc.
- the first data 440 A- 440 H and the second data 442 A- 442 H may be the same type of data.
- the first recovery data 444 and the second recovery data 446 may include one or more types of recovery data, such as XOR data, parity data, codewords, BCH, LDPC, etc.
- recovery data for the memory dies 406 A- 406 H of the first package 402 may be divided to be stored in the second package 404 such that the recovery data 444 , 446 is split between the two memory dies 408 A- 408 B of the second package 404 .
- first data 440 A- 440 H may be stored on the first memory die 408 A while the first recovery data 444 may be stored on one of the memory dies 406 A- 406 H
- second data 442 A- 442 H may be stored on the second memory die 408 B while the second recovery data 446 may be stored on one of the memory dies 406 A- 406 H.
- the location of the first recovery data 444 and the second recovery data 446 is rotated between the memory dies 408 A- 408 B of the second package 404 and the memory dies 406 A- 406 H of the first package 402 .
- the first and second recovery data 444 , 446 is stored in the memory dies 408 A- 408 B of the second package 404 .
- the first and second recovery data 444 , 446 may be stored in the memory die 406 A of the first package 402 while the first data 440 A and the second data 442 A are stored in the first memory die 408 A and the second memory die 408 B of the second package 404 .
- the first and second recovery data 444 , 446 may be stored in any of the memory dies 406 A- 406 H of the first package 402 .
- storage of the first and second recovery data 444 , 446 may be rotated around each of the memory dies 406 A- 406 H of the first package 402 and the memory dies 408 A- 408 B of the second package 404 such that each memory die 406 A- 406 H, 408 A- 408 B stores the first and second recovery data 444 , 446 an equal number of times, minimizing the endurance amplification factor and reducing latencies.
- FIG. 5 illustrates a method 500 of recovering data from a failed memory die, according to one embodiment.
- FIG. 5 will be described using the SCM 400 of FIG. 4 .
- the memory die 406 B fails, the first and second data 440 A- 440 H, 442 A- 442 H is stored in the first package 402 , and the corresponding recovery data 444 , 446 is stored in the second package 404 .
- the data is read from each functioning memory die 406 A, 406 C- 406 H, 408 A, 408 B in the SCM 400 .
- the storage device reads the first data 440 A, 440 C, 440 D from the memory dies 406 A, 406 C, 406 D coupled to the first channel 410 in the first package 402 in operation 552 .
- the storage device reads the first recovery data 444 from the first memory die 408 A of the second package 404 , which is coupled to the first channel 410 .
- the storage device reads the first data 440 E- 440 H from the memory dies 406 E- 406 H coupled to the second channel 412 in the first package 402 . Since the second recovery data 446 stored in the second memory die 408 B of the second package 404 corresponds to the second data 442 B rather than the first data 4408 , the second memory die 408 B is not read to recover the first data 440 B.
- the storage device reads the second data 442 A, 442 C, 442 D from the memory dies 406 A, 406 C, and 406 D coupled to the first channel 410 in the first package 402 in operation 558 .
- the storage device reads the second data 442 E- 442 H from the memory dies 406 E- 406 H coupled to the second channel 412 in the first package 402 .
- the storage device reads the second recovery data 446 from the second memory die 408 B of the second package 404 , which is coupled to the second channel 412 . Since the first recovery data 444 stored in the first memory die 408 A of the second package 404 corresponds to the first data 440 B rather than the second data 442 B, the first memory die 408 A is not read to recover the second data 442 B.
- the read data may be transferred to the controller of the storage device to complete the recovery process of the failed memory die. While method 500 is described as rebuilding the first data 440 B prior to rebuilding the second data 442 B, the second data 442 B may be rebuilt prior to rebuilding the first data 440 B. Utilizing method 500 minimizes data recovery or rebuilding times, and further allows for predictable rebuilding times with optimal die overlapping activity. As such, the associated latencies are minimized.
- FIG. 6 illustrates a method 600 of recovering data from a failed memory die, according to another embodiment.
- FIG. 6 will be described using the SCM 400 of FIG. 4 .
- the memory die 406 B fails, the first and second data 440 A- 440 H, 442 A- 442 H is stored in the first package 402 , and the corresponding recovery data 444 , 446 is stored in the second package 404 .
- the data is read from each functioning memory die 406 A, 406 C- 406 H, 408 A, 408 B in the SCM 400 .
- the first channel 410 and the second channel 412 are parallel to one another.
- the storage device reads the first data 440 A from a first memory die 406 A disposed on the first channel 410 and the first data 440 E from a first memory die 406 E disposed on the second channel 412 in parallel in operation 602 .
- the first memory die 406 A disposed on the first channel 410 is adjacent to the first memory die 406 E disposed on the second channel 412 .
- the storage device reads the first data 440 C from a third memory die 406 C disposed on the first channel 410 and the first data 440 G from a third memory die 406 G disposed on the second channel 412 in parallel.
- the third memory die 406 C disposed on the first channel 410 is adjacent to the third memory die 406 G disposed on the second channel 412 .
- the storage device reads the first data 440 D from a fourth memory die 406 D disposed on the first channel 410 and the first data 440 H from a fourth memory die 406 H disposed on the second channel 412 in parallel.
- the fourth memory die 406 D disposed on the first channel 410 is adjacent to the fourth memory die 406 H disposed on the second channel 412 .
- the storage device reads the first recovery data 444 from a fifth memory die 408 A disposed on the first channel 410 and the first data 440 F from a second memory die 440 F disposed on the second channel 412 in parallel.
- the fifth memory die 408 A disposed on the first channel 410 and the second memory die 406 F disposed on the second channel 412 are not disposed adjacent to one another, the fifth memory die 408 A disposed on the first channel 410 and the second memory die 406 F disposed on the second channel 412 are disposed on parallel channels, and as such, may be read in parallel.
- the storage device reads the second data 442 A from a first memory die 406 A disposed on the first channel 410 and the second data 442 E from a first memory die 406 E disposed on the second channel 412 in parallel in operation 610 .
- the storage device reads the second data 442 C from a third memory die 406 C disposed on the first channel 410 and the second data 442 G from a third memory die 406 G disposed on the second channel 412 in parallel.
- the storage device reads the second data 442 D from a fourth memory die 406 D disposed on the first channel 410 and the second data 442 H from a fourth memory die 406 H disposed on the second channel 412 in parallel.
- the storage device reads the second data 442 F from the second memory die 406 F disposed on the second channel 412 .
- the storage device reads the second recovery data 446 from the fifth memory die 408 B disposed on the second channel 412 .
- the second recovery data 446 corresponding to the second data 442 B is stored in a memory die 408 B disposed on the second channel 412 , the second memory die 406 F also disposed on the second channel 412 and the fifth memory die 408 B cannot be read in parallel. As such, recovering the second data 442 B of the failed memory die 406 B may take between 15-40 ns longer than the recovery of the first data 440 B of the failed memory die 406 B.
- the read data may be transferred to the controller of the storage device to complete the recovery process of the failed memory die. While method 600 is described as rebuilding the first data 440 B prior to rebuilding the second data 442 B, the second data 442 B may be rebuilt prior to rebuilding the first data 440 B. Utilizing method 600 minimizes data recovery or rebuilding times, and further allows for predictable rebuilding times with optimal die overlapping activity. As such, the associated latencies are minimized.
- FIG. 7 illustrates a method 600 of recovering data from a failed memory die, according to another yet embodiment.
- FIG. 7 will be described using the SCM 400 of FIG. 4 .
- the memory die 406 B fails, the first and second data 440 A- 440 H, 442 A- 442 H is stored in the first package 402 , and the corresponding recovery data 444 , 446 is stored in the second package 404 .
- the data is read from each functioning memory die 406 A, 406 C- 406 H, 408 A, 408 B in the SCM 400 .
- the first channel 410 and the second channel 412 are parallel to one another.
- the storage device reads the first data 440 A from a first memory die 406 A disposed on the first channel 410 and the first data 440 E from a first memory die 406 E disposed on the second channel 412 in parallel in operation 702 .
- the storage device reads the first data 440 C from a third memory die 406 C disposed on the first channel 410 and the first data 440 G from a second memory die 440 F disposed on the second channel 412 in parallel.
- the storage device reads the first data 440 D from a fourth memory die 406 D disposed on the first channel 410 and the first data 440 H from a third memory die 406 G disposed on the second channel 412 in parallel.
- the storage device reads the first recovery data 444 from a fifth memory die 408 A disposed on the first channel 410 and the first data 440 F from a fourth memory die 406 H disposed on the second channel 412 in parallel.
- the storage device reads the second data 442 A from a first memory die 406 A disposed on the first channel 410 and the second data 442 E from a first memory die 406 E disposed on the second channel 412 in parallel in operation 710 .
- the storage device reads the second data 442 C from a third memory die 406 C disposed on the first channel 410 and the second data 442 G from a second memory die 440 F disposed on the second channel 412 in parallel.
- the storage device reads the second data 442 D from a fourth memory die 406 D disposed on the first channel 410 and the second data 442 H from a third memory die 406 G disposed on the second channel 412 in parallel.
- the storage device reads the second data 442 F from the fourth memory die 406 H disposed on the second channel 412 .
- the storage device reads the second recovery data 446 from the fifth memory die 408 B disposed on the second channel 412 .
- the second recovery data 446 corresponding to the second data 442 B is stored in a memory die 408 B disposed on the second channel 412 , the second memory die 406 F also disposed on the second channel 412 and the fifth memory die 408 B cannot be read in parallel. As such, recovering the second data 442 B of the failed memory die 406 B may take between 15-40 ns longer than the recovery of the first data 440 B of the failed memory die 406 B.
- the read data may be transferred to the controller of the storage device to complete the recovery process of the failed memory die. While method 700 is described as rebuilding the first data 440 B prior to rebuilding the second data 442 B, the second data 442 B may be rebuilt prior to rebuilding the first data 440 B. Utilizing method 700 minimizes data recovery or rebuilding times, and further allows for predictable rebuilding times with optimal die overlapping activity. As such, the associated latencies are minimized.
- Utilizing an SCM having two or four packages with an equal amount of storage capacity coupled to each channel improves signal integrity and increases bus speeds.
- Such a symmetric SCM layout allows for easier hardware and algorithm handling of the memory dies and channels, as signal integrity is more similar between the two channels, making PCB routing easier.
- fewer channels may be utilized, which may reduce the amount of space required for the memory dies in the storage device, allowing for the storage device to have a smaller area and a reduced power usage.
- utilizing an SCM comprising memory dies of varying storage capacities enables manufacturing and packaging costs to be reduced, and allows for the overall read latency of rebuilding failed memory dies to be minimized.
- the SCM having two or four packages with an even number of memory dies coupled to each channel allows yield fallout to be easily absorbed and for improved recovery of data stored within the memory dies.
- the parallel access of the channels minimizes data recovery or rebuilding times, and further allows for predictable rebuilding times with optimal die overlapping activity. As such, failure protection of data in storage devices may be improved, as the failed data may be quickly and efficiently rebuilt.
- a storage device comprises a controller, a first memory device coupled to the controller, the first memory device comprising non-volatile memory, and a second memory device coupled to the controller.
- the second memory device comprises a first package coupled to a first channel and a second channel parallel to the first channel.
- the first package comprises an even number of memory dies having a first storage capacity.
- the second memory device further comprises a second package coupled to the first channel and the second channel.
- the second package comprises two memory dies having a second storage capacity less than the first storage capacity. An equal number of memory dies from the first package having the first storage capacity and an equal number of memory dies from the second package having the second storage capacity are disposed on both the first channel and the second channel.
- the second storage capacity may be one-half the first storage capacity.
- the first package may comprise two, four, or eight memory dies.
- the second package may be configured to store recovery data for the first package.
- the storage device may further comprise a third channel disposed parallel to the first channel and the second channel, a fourth channel disposed parallel to the first channel, the second channel, and the third channel, a third package coupled to the third channel and the fourth channel, the third package comprising an even number of memory dies having the first storage capacity, and a fourth package coupled to the first channel and the second channel, the fourth package comprising two memory dies having the second storage capacity.
- An equal number of memory dies from the third package having the first storage capacity and an equal number of memory dies from the fourth package having the second storage capacity may be disposed on both the third channel and the fourth channel.
- the second storage capacity may be one-fourth the first storage capacity.
- the first package and the third package may each comprise the same amount of memory dies.
- a storage device comprises a first controller, a first memory device coupled to the first controller, the first memory device comprising non-volatile memory, and a second memory device coupled to the first controller.
- the second memory device comprises a first package comprising an even number of first memory dies. A first half of the first memory dies are disposed parallel to a second half of the first memory dies.
- the second memory device further comprises a second package disposed adjacent to the first package.
- the second package comprises a set of second memory dies. A first memory die of the set is disposed adjacent to a second memory die of the set.
- the volatile memory device further comprises a first channel coupled to the first half of the first memory dies of the first package and to the first memory die of the set of the second package, and a second channel disposed parallel to the first channel.
- the second channel is coupled to the second half of the first memory dies of the first package and to the second memory die of the set of the second package.
- the storage device may further comprise a second controller coupled to the first controller.
- the first controller may be configured to control the first memory device and the second controller may be configured to control the second memory device.
- the first memory dies may have a first storage capacity, and the set of second memory dies may have a second storage capacity.
- the second storage capacity may be less than the first storage capacity.
- the first storage capacity may be twice the second storage capacity.
- the first memory dies and the second memory dies may have the same storage capacity.
- the first package may comprises two, four, or eight first memory dies.
- a storage device comprises a first memory device comprising a first package comprising an even number of first memory dies. A first half of the first memory dies are disposed parallel to a second half of the first memory dies.
- the first memory device further comprises a second package disposed adjacent to the first package.
- the second package comprises a set of second memory dies. A first memory die of the set is disposed adjacent to a second memory die of the set.
- the first memory device further comprises a first channel coupled to the first half of the first memory dies of the first package and to the first memory die of the set of the second package, and a second channel disposed parallel to the first channel.
- the second channel is coupled to the second half of the first memory dies of the first package and to the second memory die of the set of the second package.
- the first memory device further comprises a third package disposed adjacent to the first package, the third package comprising an even number of third memory dies. A first half of the third memory dies are disposed parallel to a second half of the third memory dies.
- the first memory device further comprises a fourth package disposed adjacent to the third package and the second package, the fourth package comprising a set of fourth memory dies. A first memory die of the set is disposed adjacent to a second memory die of the set.
- the first memory device further comprises a third channel disposed parallel to the first channel and the second channel, the third channel coupled to the first half of the third memory dies of the third package and to the first memory die of the set of the fourth package, and a fourth channel disposed parallel to the third channel, the fourth channel coupled to the second half of third memory dies of the third package and to the second memory die of the set of the fourth package.
- the first package and the third package may comprise the same amount of memory dies.
- the first memory dies may have the same storage capacity as the third memory dies
- the second memory dies may have the same storage capacity as the fourth memory dies.
- the storage capacity of the second memory dies and the fourth memory dies may be one-fourth the storage capacity of the first memory dies and the third memory dies.
- the second package may be configured to store recovery data for the first package
- the fourth package may be configured to store recovery data for the fourth package.
- the storage device may further comprise a first controller coupled to the first memory device and a second memory device coupled to the first controller.
- the second memory device may comprise non-volatile memory.
- the first controller may be configured to control the second memory device.
- the storage device may further comprise a second controller coupled to the first controller and to the first memory device. The second controller may be configured to control the first memory device.
Abstract
Description
- Embodiments of the present disclosure generally relate to data storage devices, such as solid state drives (SSDs).
- Many storage devices, such as SSDs, utilize both non-volatile memory and volatile memory for storing various types of data. Non-volatile memory devices may be used for storing host data while volatile memory devices may be utilized for storing cached data and/or recovery data. Both the non-volatile memory devices and the volatile memory devices may comprise error correction codes (ECC) for correcting small accumulated errors in the stored data. When the primary ECC codeword correction capabilities are exceeded, the storage device may employ a secondary ECC layer.
- However, utilizing both the primary ECC and the secondary ECC may require a large number of memory dies spread over a large number of channels, making packaging of the storage device challenging and expensive. Due to the large number of memory dies and channels, signal integrity and bus speeds may be reduced, and the handling of the memory dies and channels may be difficult. These factors may result in the rebuilding of data using both the primary ECC and the secondary ECC to be complex and time-consuming, increasing the associated latencies of the storage device. As such, rebuilding using both the primary ECC and the secondary ECC may be slow and labor-intensive on the device, causing the failure protection of data to be inefficient.
- Thus, there is a need in the art for a storage device having an improved memory device with optimized data failure protection capabilities.
- The present disclosure generally relates to storage devices comprising a memory device having a layout optimized for data failure protection. A storage device comprises a memory device having a first package and a second package disposed adjacent to the first package. The first package comprises an even number of memory die having a first storage capacity, and the second package comprises two memory die having a second storage capacity. A first half of the memory dies of the first package and a first memory die of the second package are coupled to a first channel. A second half of the memory dies of the first package and a second memory die of the second package are coupled to a second channel parallel to the first channel.
- In one embodiment, a storage device comprises a controller, a first memory device coupled to the controller, the first memory device comprising non-volatile memory, and a second memory device coupled to the controller. The second memory device comprises a first package coupled to a first channel and a second channel parallel to the first channel. The first package comprises an even number of memory dies having a first storage capacity. The second memory device further comprises a second package coupled to the first channel and the second channel. The second package comprises two memory dies having a second storage capacity less than the first storage capacity. An equal number of memory dies from the first package having the first storage capacity and an equal number of memory dies from the second package having the second storage capacity are disposed on both the first channel and the second channel.
- In another embodiment, a storage device comprises a first controller, a first memory device coupled to the first controller, the first memory device comprising non-volatile memory, and a second memory device coupled to the first controller. The second memory device comprises a first package comprising an even number of first memory dies. A first half of the first memory dies are disposed parallel to a second half of the first memory dies. The second memory device further comprises a second package disposed adjacent to the first package. The second package comprises a set of second memory dies. A first memory die of the set is disposed adjacent to a second memory die of the set. The second memory device further comprises a first channel coupled to the first half of the first memory dies of the first package and to the first memory die of the set of the second package, and a second channel disposed parallel to the first channel. The second channel is coupled to the second half of the first memory dies of the first package and to the second memory die of the set of the second package.
- In another embodiment, a storage device comprises a first memory device comprising a first package comprising an even number of first memory dies. A first half of the first memory dies are disposed parallel to a second half of the first memory dies. The first memory device further comprises a second package disposed adjacent to the first package. The second package comprises a set of second memory dies. A first memory die of the set is disposed adjacent to a second memory die of the set. The first memory device further comprises a first channel coupled to the first half of the first memory dies of the first package and to the first memory die of the set of the second package, and a second channel disposed parallel to the first channel. The second channel is coupled to the second half of the first memory dies of the first package and to the second memory die of the set of the second package. The first memory device further comprises a third package disposed adjacent to the first package, the third package comprising an even number of third memory dies. A first half of the third memory dies are disposed parallel to a second half of the third memory dies. The first memory device further comprises a fourth package disposed adjacent to the third package and the second package, the fourth package comprising a set of fourth memory dies. A first memory die of the set is disposed adjacent to a second memory die of the set. The first memory device further comprises a third channel disposed parallel to the first channel and the second channel, the third channel coupled to the first half of the third memory dies of the third package and to the first memory die of the set of the fourth package, and a fourth channel disposed parallel to the third channel, the fourth channel coupled to the second half of third memory dies of the third package and to the second memory die of the set of the fourth package.
- So that the manner in which the above recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this disclosure and are therefore not to be considered limiting of its scope, for the disclosure may admit to other equally effective embodiments.
-
FIG. 1 is a schematic block diagram illustrating a storage system comprising a storage device coupled to a host device, according to one embodiment. -
FIG. 2 illustrates an SCM for use in a storage device, according to one embodiment. -
FIG. 3 illustrates an SCM for use in a storage device, according to another embodiment. -
FIG. 4 illustrates the physical placements of data, codewords, and associated parities in an SCM utilized for failure protection in a storage device, according to yet another embodiment. -
FIG. 5 illustrates a method of recovering data from a failed memory die, according to one embodiment. -
FIG. 6 illustrates a method of recovering data from a failed memory die, according to another embodiment. -
FIG. 7 illustrates a method of recovering data from a failed memory die, according to yet another embodiment. - To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements disclosed in one embodiment may be beneficially utilized on other embodiments without specific recitation.
- In the following, reference is made to embodiments of the disclosure. However, it should be understood that the disclosure is not limited to specific described embodiments. Instead, any combination of the following features and elements, whether related to different embodiments or not, is contemplated to implement and practice the disclosure. Furthermore, although embodiments of the disclosure may achieve advantages over other possible solutions and/or over the prior art, whether or not a particular advantage is achieved by a given embodiment is not limiting of the disclosure. Thus, the following aspects, features, embodiments and advantages are merely illustrative and are not considered elements or limitations of the appended claims except where explicitly recited in a claim(s). Likewise, reference to “the disclosure” shall not be construed as a generalization of any inventive subject matter disclosed herein and shall not be considered to be an element or limitation of the appended claims except where explicitly recited in a claim(s).
- The present disclosure generally relates to storage devices comprising a memory device having a layout optimized for data failure protection. A storage device comprises a memory device having a first package and a second package disposed adjacent to the first package. The first package comprises an even number of memory die having a first storage capacity, and the second package comprises two memory die having a second storage capacity. A first half of the memory dies of the first package and a first memory die of the second package are coupled to a first channel. A second half of the memory dies of the first package and a second memory die of the second package are coupled to a second channel parallel to the first channel.
-
FIG. 1 is a schematic block diagram illustrating astorage system 100 in whichstorage device 106 may function as a storage device for ahost device 104, in accordance with one or more techniques of this disclosure. For instance, thehost device 104 may utilizenon-volatile memory devices 110 included instorage device 106 to store and retrieve data. In some examples, thestorage system 100 may include a plurality of storage devices, such as thestorage device 106, which may operate as a storage array. For instance, thestorage system 100 may include a plurality ofstorages devices 106 configured as a redundant array of inexpensive/independent disks (RAID) that collectively function as a mass storage device for thehost device 104. - The
storage system 100 includes ahost device 104 which may store and/or retrieve data to and/or from one or more storage devices, such as thestorage device 106. As illustrated inFIG. 1 , thehost device 104 may communicate with thestorage device 106 via ahost interface 114. Thehost device 104 may comprise any of a wide range of devices, including computer servers, network attached storage (NAS) units, desktop computers, notebook (i.e., laptop) computers, tablet computers, set-top boxes, telephone handsets such as so-called “smart” phones, so-called “smart” pads, televisions, cameras, display devices, digital media players, video gaming consoles, video streaming device, and the like. - As illustrated in
FIG. 1 , thestorage device 106 includes acontroller 108, non-volatile memory (NVM) 110,volatile memory 112, avolatile memory controller 116, and ahost interface 114. While shown in thestorage device 106,NVM 110 andvolatile memory 112 are optional components, and may not be included in thestorage device 106. Thestorage device 106 further includes asecond memory device 122 and a storage class memory (SCM)controller 118 disposed on thecontroller 108. The second memory device is referred to as anSCM 122. Furthermore, theSCM 122 may replace or supplement any type of memory, such as persistent memory (PM), phase-change memory (PCM) devices, resistive random-access memory (ReRAM) devices, magnetoresistive random-access memory (MRAM) devices, ferroelectric random-access memory (F-RAM), DRAM, SRAM, NAND, NOR, etc. - In some examples, the
storage device 106 may include additional components not shown inFIG. 1 for sake of clarity. For example, thestorage device 106 may include a printed circuit board (PCB) to which components of thestorage device 106 are mechanically attached and which includes electrically conductive traces that electrically interconnect components of thestorage device 106, or the like. In some examples, the physical dimensions and connector configurations of thestorage device 106 may conform to one or more standard form factors. Some example standard form factors include, but are not limited to, 3.5″ data storage device (e.g., an HDD or SSD), 2.5″ data storage device, 1.8″ data storage device, peripheral component interconnect (PCI), PCI-extended (PCI-X), PCI Express (PCIe) (e.g., PCIe x1, x4, x8, x16,PCIe Mini Card, MiniPCI, etc.). In some examples, thestorage device 106 may be directly coupled (e.g., directly soldered) to a motherboard of thehost device 104. In one embodiment, thestorage device 106 may be a multi-chip package (MCP) comprising several memory devices and controller chips in the same package. - The
host interface 114 of thestorage device 106 may include one or both of a data bus for exchanging data with thehost device 104 and a control bus for exchanging commands with thehost device 104. Thehost interface 114 may operate in accordance with any suitable protocol. For example, thehost interface 114 may operate in accordance with one or more of the following protocols: advanced technology attachment (ATA) (e.g., serial-ATA (SATA) and parallel-ATA (PATA)), Fibre Channel Protocol (FCP), small computer system interface (SCSI), serially attached SCSI (SAS), PCI, and PCIe, non-volatile memory express (NVMe), OpenCAPI, GenZ, Cache Coherent Interface Accelerator (CCIX), Open Channel SSD (OCSSD), or the like. The electrical connection of the host interface 114 (e.g., the data bus, the control bus, or both) is electrically connected to thecontroller 108, providing electrical connection between thehost device 104 and thecontroller 108, allowing data to be exchanged between thehost device 104 and thecontroller 108. In some examples, the electrical connection of thehost interface 114 may also permit thestorage device 106 to receive power from thehost device 104. - The
storage device 106 includesNVM 110, which may include a plurality of memory devices.NVM 110 may comprise recording, memory, and/or storage devices, such as solid-state storage device(s) and/or semiconductor storage device(s) that are arranged and/or partitioned into a plurality of addressable media storage locations. As used herein, a media storage location refers to any physical unit of memory (e.g., any quantity of physical storage media on NVM 110). Memory units may include, but are not limited to: pages, memory divisions, partitions, arrays, planes, blocks, sectors, collections or sets of physical storage locations (e.g., logical pages, logical blocks), or the like. -
NVM 110 may be configured to store and/or retrieve data. For instance, a memory device ofNVM 110 may receive data and a message from thecontroller 108 that instructs the memory device to store the data. Similarly, the memory device ofNVM 110 may receive a message from thecontroller 108 that instructs the memory device to retrieve data. In some examples, each of the memory devices may be referred to as a die. - In some examples, each memory device of
NVM 110 may include any type of non-volatile memory devices, such as flash memory devices and SCM devices, including PM devices, PCM devices, ReRAM devices, MRAM devices, F-RAM devices, holographic memory devices, and any other type of non-volatile memory devices. -
NVM 110 may comprise a plurality of flash memory devices. Flash memory devices may include NAND or NOR based flash memory devices, and may store data based on a charge contained in a floating gate of a transistor for each flash memory cell. In NAND flash memory devices, the flash memory device may be divided into a plurality of blocks which may divided into a plurality of pages. Each block of the plurality of blocks within a particular memory device may include a plurality of NAND cells. Rows of NAND cells may be electrically connected using a word line to define a page of a plurality of pages. Respective cells in each of the plurality of pages may be electrically connected to respective bit lines. Furthermore, NAND flash memory devices may be 2D or 3D devices, and may be single level cell (SLC), multi-level cell (MLC), triple level cell (TLC), or quad level cell (QLC). -
Storage device 106 also includesvolatile memory 112, which may be used bycontroller 108 to store information. Thevolatile memory controller 116 may manage or control the read and write operations to thevolatile memory 112.Volatile memory 112 may be comprised of one or more volatile memory devices. In some examples, thecontroller 108 may usevolatile memory 112 as a cache. For instance, thevolatile memory controller 116 may store cached information involatile memory 112 until cached information is written toNVM 110. Examples ofvolatile memory 112 include, but are not limited to, random-access memory (RAM), dynamic random access memory (DRAM), static RAM (SRAM), and synchronous dynamic RAM (SDRAM (e.g., DDR1, DDR2, DDR3, DDR3L, LPDDR3, DDR4, LPDDR4, and the like)). - The
storage device 106 includes acontroller 108, which may manage one or more operations of thestorage device 106. For instance, thecontroller 108 may manage the reading of data from and/or the writing of data toNVM 110. In some embodiments, when thestorage device 106 receives a write command from thehost device 104, thecontroller 108 may initiate a data storage command to store data toNVM 110 and monitor the progress of the data storage command. Thecontroller 108 may determine at least one operational characteristic of thestorage system 100 and store the at least one operational characteristic toNVM 110. Thecontroller 108 includes an error correction code (ECC) and error detection code (EDC)unit 120. The ECC andEDC unit 120 is configured to detect and receive ECC and recovery data, such as XOR data, parity data, codewords, Bose-Chaudhuri-Hocquenghem (BCH) codes, Low Density Parity Check (LDPC), Cyclical Redundancy Check (CRC), etc. The ECC andEDC unit 120 is further configured to rebuild or recovery failed memory blocks or dies using the ECC and recovery data. - The storage device further includes an
SCM 122 and anSCM controller 118 disposed on thecontroller 108. TheSCM 122 may replace or supplement thevolatile memory 112. For example, thevolatile memory 112 may be utilized for write intensive uses while theSCM 122 may be utilize to storage failure protection data, such as XOR data, parity data, etc. TheSCM 122 may be utilized with volatile or non-volatile memory. TheSCM controller 118 may manage or controller one or more operations of theSCM 122, such as managing read and write operations to theSCM 122. TheSCM controller 118 of thestorage device 106 may include one or both of a data bus for exchanging data with thecontroller 108 and a control bus for exchanging commands with thecontroller 108. -
FIG. 2 illustrates anSCM 200 utilized in a storage device, such as thestorage device 106 ofFIG. 1 , according to one embodiment. TheSCM 200 may be theSCM 122 ofFIG. 1 . A storage system (e.g., a cellular phone, a Universal Serial Bus (USB), embedded storage devices, etc.) may utilize one ormore SCMs 200. TheSCM 200 may comprise recording, memory, and/or storage devices, such as solid-state storage device(s) and/or semiconductor storage device(s) that are arranged and/or partitioned into a plurality of addressable media storage locations. As used herein, a media storage location refers to any physical unit of memory (e.g., any quantity of physical storage media on the SCM 200). - The
SCM 200 comprises afirst package 202 and asecond package 204 disposed adjacent to thefirst package 202. Thefirst package 202 comprises an even number of memory dies 206 having a first storage capacity. Thefirst package 202 may comprise may comprise 2n (i.e. a power of two) number of memory dies 206, such as 2, 4, or 8 memory dies 206. Thesecond package 204 comprises a set or pair of memory dies 208A-208B having a second storage capacity. - The first storage capacity of the memory dies 206 of the
first package 202 may be greater than the second storage capacity of the memory dies 208A-208B of thesecond package 204. In one embodiment, the first storage capacity is twice as large as the second storage capacity. For example, the memory dies 206 of thefirst package 202 may have a storage capacity of 256 Gb while the memory dies 208A-208B of thesecond package 204 may have a storage capacity of 128 Gb. Thus, in one embodiment, the combined storage capacity of both the memory dies 208A-208B of thesecond package 204 equals the first storage capacity of one memory die 206 of thefirst package 202. The memory dies 208A-208B of thesecond package 204 may be utilized together to service as a single memory die having the first storage capacity. In another embodiment, the first storage capacity is equal to the second storage capacity. For instance, each memory die 206, 208A-208B in both thefirst package 202 and thesecond package 204 may have the same storage capacity, such as 256 Gb. - The
first package 202 and thesecond package 204 are coupled to afirst channel 210 and asecond channel 212 parallel to thefirst channel 210. The first andsecond channels SCM controller 118 ofFIG. 1 . Utilizing only twochannels first channel 210 and thesecond channel 212 may comprise one or more of an open NAND flash interface (ONFI), TM bus, LPDDR3, LPDDR4, DDR2, DDR3, DDR4, or the like. - A
first half 214 of the memory dies 206 of thefirst package 202 and the first memory die 208A of thesecond package 204 are coupled to thefirst channel 210. Asecond half 216 of the memory dies 206 of thefirst package 202 and thesecond memory die 208B of thesecond package 204 are coupled to thesecond channel 212. As such, both thefirst channel 210 and thesecond channel 210 have the same number of memory dies disposed thereon. As shown inFIG. 2 , thesecond package 204 is disposed below thefirst package 202. However, thesecond package 204 may be disposed above thefirst package 202. - In one embodiment, the
first package 202 comprises eight memory dies 206 while thesecond package 204 comprises two memory dies 208A-208B having one-half the storage capacity of the memory dies 206 of thefirst package 202. Thus, the eight memory dies 206 of thefirst package 202 combined with the two memory dies 208A-208B of thesecond package 204 results in the same amount of storage capacity as nine memory dies each having the same storage capacity. Utilizing an even number of memory dies 206 in thefirst package 202 with thesecond package 204 having two memory dies 208A-208B with one-half the storage capacity allows eachchannel - In one embodiment, only a single memory package having an even number of memory dies disposed on each channel is utilized. For example, a USB device or an embedded device may comprise one memory package having two channels with an even number of die disposed on each channel, such as having five memory dies disposed on each channel. In such an embodiment, each channel may comprise one memory die having the second storage capacity while the other memory dies have the first storage capacity.
-
FIG. 3 illustrates anSCM 300 utilized in a storage device, such as thestorage device 106 ofFIG. 1 , according to another embodiment. TheSCM 300 may be theSCM 122 ofFIG. 1 . TheSCM 300 comprises afirst package 302 and asecond package 304 disposed adjacent to thefirst package 302. Thefirst package 302 comprises an even number of memory dies 306 having a first storage capacity. Thefirst package 302 may comprise 2n (i.e. a power of two) number of memory dies 306, such as 2, 4, or 8 memory dies 306. Thesecond package 304 comprises a set or pair of memory dies 308A-308B having a second storage capacity. As shown inFIG. 3 , thesecond package 304 is disposed below thefirst package 302. However, thesecond package 304 may be disposed above thefirst package 302. - The
first package 302 and thesecond package 304 are coupled to afirst channel 310 and asecond channel 312 parallel to thefirst channel 310. The first andsecond channels SCM controller 118 ofFIG. 1 . Afirst half 330 of the memory dies 306 of thefirst package 302 and the first memory die 308A of thesecond package 304 are coupled to thefirst channel 310. Asecond half 332 of the memory dies 306 of thefirst package 302 and thesecond memory die 308B of thesecond package 304 are coupled to thesecond channel 312. Thus, thefirst channel 310 and thesecond channel 312 each have the same number of memory dies 306, 308A-308B disposed thereon. - The
SCM 300 further comprises athird package 318 and afourth package 320 disposed adjacent to thethird package 318. Thefourth package 320 is further disposed adjacent to thesecond package 304, and thethird package 318 is disposed adjacent to thefirst package 302. Thethird package 318 comprises an even number of memory dies 326 having the first storage capacity. Thethird package 318 may comprise 2n (i.e. a power of two) number of memory dies 326, such as 2, 4, or 8 memory dies 326. In at least one implementation, thefirst package 302 and thethird package 318 comprise the same number of memory dies 306, 326. Thefourth package 320 comprises a set or pair of memory dies 328A-328B having the second storage capacity. The memory dies 308A-308B of thesecond package 304 and the memory dies 328A-328B of thefourth package 320 may be the same memory dies 208A-208B of theSCM 200 ofFIG. 2 . As shown inFIG. 3 , thefourth package 320 is disposed below thethird package 318. However, thefourth package 320 may be disposed above thethird package 318. Moreover, the memory dies 306 of thefirst package 302 and the memory dies 326 of thethird package 318 may be the same memory dies 206 of theSCM 200 ofFIG. 2 . - The
third package 318 and thefourth package 320 are coupled to athird channel 322 and afourth channel 324 parallel to thethird channel 318. Thethird channel 322 and thefourth channel 324 are disposed parallel to thefirst channel 310 and thesecond channel 312. The third andfourth channels SCM controller 118 ofFIG. 1 . Utilizing only fourchannels first half 334 of the memory dies 326 of thethird package 318 and the first memory die 328A of thefourth package 320 are coupled to thethird channel 322. Asecond half 336 of the memory dies 326 of thethird package 318 and thesecond memory die 328B of thefourth package 320 are coupled to thefourth channel 324. Thus, thethird channel 322 and thefourth channel 324 each have the same number of memory dies 326, 328A-328B disposed thereon. Thefirst channel 310, thesecond channel 312, thethird channel 322, and thefourth channel 324 may each have the same number of memory dies 306, 308A-308B, 326, 328A-328B disposed thereon. - The first storage capacity of the memory dies 306 of the
first package 302 and the memory dies 326 of thethird package 318 may be greater than the second storage capacity of the memory dies 308A-308B of thesecond package 304 and the memory dies 328A-328B of thefourth package 320. In one embodiment, the second storage capacity is one-fourth the size of the first storage capacity. For example, the memory dies 306 of thefirst package 302 and the memory dies 326 of thethird package 318 may have a storage capacity of 256 Gb while the memory dies 308A-308B of thesecond package 304 and the memory dies 328A-328B of thefourth package 320 may have a storage capacity of 64 Gb. Thus, in one embodiment, the combined storage capacity of the memory dies 308A-308B of thesecond package 304 and the memory dies 328A-328B of thefourth package 320 equals the first storage capacity of one memory die 306 of thefirst package 302 or the memory dies 326 of thethird package 318. The memory dies 308A-308B, 328A-328B of the second andfourth packages - In one embodiment, the
first package 302 and thethird package 318 each comprise four memory dies 306, 326, respectively, and the memory dies 308A-308B, 328A-328B of the second andfourth packages third packages third packages fourth packages fourth packages third packages 302, each of the fourchannels -
FIG. 4 illustrates anSCM 400 utilized for failure protection in a storage device, such as thestorage device 106 ofFIG. 1 , according to another embodiment. TheSCM 400 may be theSCM 122 ofFIG. 1 . TheSCM 400 is configured like theSCM 200 ofFIG. 2 . TheSCM 400 comprises afirst package 402 having an even number of memory dies 406A-406H each having a first storage capacity. Asecond package 404 disposed adjacent to thefirst package 402 comprises a set or pair of memory dies 408A-408B each having a second storage capacity. In the embodiment ofFIG. 4 , the first storage capacity of the memory dies 406A-406H of thefirst package 402 is twice as large as the second storage capacity of the memory dies 408A-408B of thesecond package 404. For example, the memory dies 406A-406H of thefirst package 402 may have a storage capacity of 256 Gb while the memory dies 408A-408B of thesecond package 404 may have a storage capacity of 128 Gb. - The
first package 402 and thesecond package 404 are coupled to afirst channel 410 and asecond channel 412 parallel to thefirst channel 410. The first andsecond channels SCM controller 118 ofFIG. 1 . Afirst half 414 of the memory dies 406A-406D of thefirst package 402 and the first memory die 408A of thesecond package 404 are coupled to thefirst channel 410. Asecond half 416 of the memory dies 406E-406H of thefirst package 402 and thesecond memory die 408B of thesecond package 404 are coupled to thesecond channel 412. - Each memory die 406A-406H in the
first package 402 is configured to storefirst data 440A-440H andsecond data 442A-442H. In one embodiment, thefirst data 440A-440H and thesecond data 442A-442H comprise host data and/or ECC data. The first memory die 408A of thesecond package 404 is configured to storefirst recovery data 444 for thefirst data 440A-440H stored in the memory dies 406A-406H of thefirst package 402. Thesecond memory die 408B of thesecond package 404 is configured to storesecond recovery data 446 for thesecond data 442A-442H stored in the memory dies 406A-406H of thefirst package 402. In one embodiment, thefirst recovery data 444 store XOR data corresponding to thefirst data 440A-440H, and thesecond recovery data 446 may store XOR data corresponding to thesecond data 442A-442H. - The
first data 440A-440H and thesecond data 442A-442H may include one or more types of data, such as logging (e.g. logical-to-physical tables), remapping, ECC, wear leveling, defect growth, etc. Thefirst data 440A-440H and thesecond data 442A-442H may be the same type of data. Thefirst recovery data 444 and thesecond recovery data 446 may include one or more types of recovery data, such as XOR data, parity data, codewords, BCH, LDPC, etc. However, because the memory dies 408A-408B of thesecond package 404 are half the size of the memory dies 406A-406H of thefirst package 402, recovery data for the memory dies 406A-406H of thefirst package 402 may be divided to be stored in thesecond package 404 such that therecovery data second package 404. Furthermore, thefirst data 440A-440H may be stored on the first memory die 408A while thefirst recovery data 444 may be stored on one of the memory dies 406A-406H, and thesecond data 442A-442H may be stored on the second memory die 408B while thesecond recovery data 446 may be stored on one of the memory dies 406A-406H. - In one embodiment, the location of the
first recovery data 444 and thesecond recovery data 446 is rotated between the memory dies 408A-408B of thesecond package 404 and the memory dies 406A-406H of thefirst package 402. As described above, the first andsecond recovery data second package 404. However, the first andsecond recovery data first package 402 while thefirst data 440A and thesecond data 442A are stored in the first memory die 408A and thesecond memory die 408B of thesecond package 404. The first andsecond recovery data first package 402. Thus, storage of the first andsecond recovery data first package 402 and the memory dies 408A-408B of thesecond package 404 such that each memory die 406A-406H, 408A-408B stores the first andsecond recovery data -
FIG. 5 illustrates amethod 500 of recovering data from a failed memory die, according to one embodiment. For explanation purposes,FIG. 5 will be described using theSCM 400 ofFIG. 4 . Furthermore, in the example described inmethod 500 ofFIG. 5 , thememory die 406B fails, the first andsecond data 440A-440H, 442A-442H is stored in thefirst package 402, and thecorresponding recovery data second package 404. - To recover or rebuild the failed
memory die 406B, the data is read from each functioning memory die 406A, 406C-406H, 408A, 408B in theSCM 400. To recover thefirst data 440B, the storage device reads thefirst data first channel 410 in thefirst package 402 inoperation 552. Inoperation 554, the storage device reads thefirst recovery data 444 from the first memory die 408A of thesecond package 404, which is coupled to thefirst channel 410. Inoperation 556, the storage device reads thefirst data 440E-440H from the memory dies 406E-406H coupled to thesecond channel 412 in thefirst package 402. Since thesecond recovery data 446 stored in thesecond memory die 408B of thesecond package 404 corresponds to thesecond data 442B rather than the first data 4408, thesecond memory die 408B is not read to recover thefirst data 440B. - To then recover or rebuild the
second data 442B, the storage device reads thesecond data first channel 410 in thefirst package 402 inoperation 558. Inoperation 560, the storage device reads thesecond data 442E-442H from the memory dies 406E-406H coupled to thesecond channel 412 in thefirst package 402. Inoperation 562, the storage device reads thesecond recovery data 446 from thesecond memory die 408B of thesecond package 404, which is coupled to thesecond channel 412. Since thefirst recovery data 444 stored in the first memory die 408A of thesecond package 404 corresponds to thefirst data 440B rather than thesecond data 442B, the first memory die 408A is not read to recover thesecond data 442B. - Once the data stored on the valid memory dies 406A, 406C-406H, 408A, 408B has been read, the read data may be transferred to the controller of the storage device to complete the recovery process of the failed memory die. While
method 500 is described as rebuilding thefirst data 440B prior to rebuilding thesecond data 442B, thesecond data 442B may be rebuilt prior to rebuilding thefirst data 440B. Utilizingmethod 500 minimizes data recovery or rebuilding times, and further allows for predictable rebuilding times with optimal die overlapping activity. As such, the associated latencies are minimized. -
FIG. 6 illustrates amethod 600 of recovering data from a failed memory die, according to another embodiment. For explanation purposes,FIG. 6 will be described using theSCM 400 ofFIG. 4 . Furthermore, in the example described inmethod 600 ofFIG. 6 , thememory die 406B fails, the first andsecond data 440A-440H, 442A-442H is stored in thefirst package 402, and thecorresponding recovery data second package 404. - To recover or rebuild the failed
memory die 406B, the data is read from each functioning memory die 406A, 406C-406H, 408A, 408B in theSCM 400. As shown in theSCM 400 ofFIG. 4 , thefirst channel 410 and thesecond channel 412 are parallel to one another. To recover thefirst data 440B, the storage device reads thefirst data 440A from a first memory die 406A disposed on thefirst channel 410 and thefirst data 440E from afirst memory die 406E disposed on thesecond channel 412 in parallel inoperation 602. The first memory die 406A disposed on thefirst channel 410 is adjacent to thefirst memory die 406E disposed on thesecond channel 412. Inoperation 604, the storage device reads thefirst data 440C from athird memory die 406C disposed on thefirst channel 410 and thefirst data 440G from athird memory die 406G disposed on thesecond channel 412 in parallel. Thethird memory die 406C disposed on thefirst channel 410 is adjacent to thethird memory die 406G disposed on thesecond channel 412. - In
operation 606, the storage device reads thefirst data 440D from afourth memory die 406D disposed on thefirst channel 410 and the first data 440H from a fourth memory die 406H disposed on thesecond channel 412 in parallel. Thefourth memory die 406D disposed on thefirst channel 410 is adjacent to the fourth memory die 406H disposed on thesecond channel 412. Inoperation 608, the storage device reads thefirst recovery data 444 from a fifth memory die 408A disposed on thefirst channel 410 and thefirst data 440F from a second memory die 440F disposed on thesecond channel 412 in parallel. While the fifth memory die 408A disposed on thefirst channel 410 and the second memory die 406F disposed on thesecond channel 412 are not disposed adjacent to one another, the fifth memory die 408A disposed on thefirst channel 410 and the second memory die 406F disposed on thesecond channel 412 are disposed on parallel channels, and as such, may be read in parallel. - To recover the
second data 442B, the storage device reads thesecond data 442A from a first memory die 406A disposed on thefirst channel 410 and thesecond data 442E from afirst memory die 406E disposed on thesecond channel 412 in parallel inoperation 610. Inoperation 612, the storage device reads thesecond data 442C from athird memory die 406C disposed on thefirst channel 410 and thesecond data 442G from athird memory die 406G disposed on thesecond channel 412 in parallel. - In
operation 614, the storage device reads thesecond data 442D from afourth memory die 406D disposed on thefirst channel 410 and thesecond data 442H from a fourth memory die 406H disposed on thesecond channel 412 in parallel. Inoperation 616, the storage device reads thesecond data 442F from the second memory die 406F disposed on thesecond channel 412. Inoperation 618, the storage device reads thesecond recovery data 446 from thefifth memory die 408B disposed on thesecond channel 412. - Because the
second recovery data 446 corresponding to thesecond data 442B is stored in amemory die 408B disposed on thesecond channel 412, the second memory die 406F also disposed on thesecond channel 412 and the fifth memory die 408B cannot be read in parallel. As such, recovering thesecond data 442B of the failed memory die 406B may take between 15-40 ns longer than the recovery of thefirst data 440B of the failed memory die 406B. - Once the data stored on the valid memory dies 406A, 406C-406H, 408A, 408B has been read, the read data may be transferred to the controller of the storage device to complete the recovery process of the failed memory die. While
method 600 is described as rebuilding thefirst data 440B prior to rebuilding thesecond data 442B, thesecond data 442B may be rebuilt prior to rebuilding thefirst data 440B. Utilizingmethod 600 minimizes data recovery or rebuilding times, and further allows for predictable rebuilding times with optimal die overlapping activity. As such, the associated latencies are minimized. -
FIG. 7 illustrates amethod 600 of recovering data from a failed memory die, according to another yet embodiment. For explanation purposes,FIG. 7 will be described using theSCM 400 ofFIG. 4 . Furthermore, in the example described inmethod 700 ofFIG. 7 , thememory die 406B fails, the first andsecond data 440A-440H, 442A-442H is stored in thefirst package 402, and thecorresponding recovery data second package 404. - To recover or rebuild the failed
memory die 406B, the data is read from each functioning memory die 406A, 406C-406H, 408A, 408B in theSCM 400. As shown in theSCM 400 ofFIG. 4 , thefirst channel 410 and thesecond channel 412 are parallel to one another. To recover thefirst data 440B, the storage device reads thefirst data 440A from a first memory die 406A disposed on thefirst channel 410 and thefirst data 440E from afirst memory die 406E disposed on thesecond channel 412 in parallel inoperation 702. Inoperation 704, the storage device reads thefirst data 440C from athird memory die 406C disposed on thefirst channel 410 and thefirst data 440G from a second memory die 440F disposed on thesecond channel 412 in parallel. - In
operation 706, the storage device reads thefirst data 440D from afourth memory die 406D disposed on thefirst channel 410 and the first data 440H from athird memory die 406G disposed on thesecond channel 412 in parallel. Inoperation 708, the storage device reads thefirst recovery data 444 from a fifth memory die 408A disposed on thefirst channel 410 and thefirst data 440F from a fourth memory die 406H disposed on thesecond channel 412 in parallel. - To recover the
second data 442B, the storage device reads thesecond data 442A from a first memory die 406A disposed on thefirst channel 410 and thesecond data 442E from afirst memory die 406E disposed on thesecond channel 412 in parallel inoperation 710. Inoperation 712, the storage device reads thesecond data 442C from athird memory die 406C disposed on thefirst channel 410 and thesecond data 442G from a second memory die 440F disposed on thesecond channel 412 in parallel. - In
operation 714, the storage device reads thesecond data 442D from afourth memory die 406D disposed on thefirst channel 410 and thesecond data 442H from athird memory die 406G disposed on thesecond channel 412 in parallel. Inoperation 716, the storage device reads thesecond data 442F from the fourth memory die 406H disposed on thesecond channel 412. Inoperation 718, the storage device reads thesecond recovery data 446 from thefifth memory die 408B disposed on thesecond channel 412. - Because the
second recovery data 446 corresponding to thesecond data 442B is stored in amemory die 408B disposed on thesecond channel 412, the second memory die 406F also disposed on thesecond channel 412 and the fifth memory die 408B cannot be read in parallel. As such, recovering thesecond data 442B of the failed memory die 406B may take between 15-40 ns longer than the recovery of thefirst data 440B of the failed memory die 406B. - Once the data stored on the valid memory dies 406A, 406C-406H, 408A, 408B has been read, the read data may be transferred to the controller of the storage device to complete the recovery process of the failed memory die. While
method 700 is described as rebuilding thefirst data 440B prior to rebuilding thesecond data 442B, thesecond data 442B may be rebuilt prior to rebuilding thefirst data 440B. Utilizingmethod 700 minimizes data recovery or rebuilding times, and further allows for predictable rebuilding times with optimal die overlapping activity. As such, the associated latencies are minimized. - Utilizing an SCM having two or four packages with an equal amount of storage capacity coupled to each channel improves signal integrity and increases bus speeds. Such a symmetric SCM layout allows for easier hardware and algorithm handling of the memory dies and channels, as signal integrity is more similar between the two channels, making PCB routing easier. Furthermore, fewer channels may be utilized, which may reduce the amount of space required for the memory dies in the storage device, allowing for the storage device to have a smaller area and a reduced power usage. Additionally, utilizing an SCM comprising memory dies of varying storage capacities enables manufacturing and packaging costs to be reduced, and allows for the overall read latency of rebuilding failed memory dies to be minimized.
- Additionally, the SCM having two or four packages with an even number of memory dies coupled to each channel allows yield fallout to be easily absorbed and for improved recovery of data stored within the memory dies. The parallel access of the channels minimizes data recovery or rebuilding times, and further allows for predictable rebuilding times with optimal die overlapping activity. As such, failure protection of data in storage devices may be improved, as the failed data may be quickly and efficiently rebuilt.
- In one embodiment, a storage device comprises a controller, a first memory device coupled to the controller, the first memory device comprising non-volatile memory, and a second memory device coupled to the controller. The second memory device comprises a first package coupled to a first channel and a second channel parallel to the first channel. The first package comprises an even number of memory dies having a first storage capacity. The second memory device further comprises a second package coupled to the first channel and the second channel. The second package comprises two memory dies having a second storage capacity less than the first storage capacity. An equal number of memory dies from the first package having the first storage capacity and an equal number of memory dies from the second package having the second storage capacity are disposed on both the first channel and the second channel.
- The second storage capacity may be one-half the first storage capacity. The first package may comprise two, four, or eight memory dies. The second package may be configured to store recovery data for the first package. The storage device may further comprise a third channel disposed parallel to the first channel and the second channel, a fourth channel disposed parallel to the first channel, the second channel, and the third channel, a third package coupled to the third channel and the fourth channel, the third package comprising an even number of memory dies having the first storage capacity, and a fourth package coupled to the first channel and the second channel, the fourth package comprising two memory dies having the second storage capacity. An equal number of memory dies from the third package having the first storage capacity and an equal number of memory dies from the fourth package having the second storage capacity may be disposed on both the third channel and the fourth channel. The second storage capacity may be one-fourth the first storage capacity. The first package and the third package may each comprise the same amount of memory dies.
- In another embodiment, a storage device comprises a first controller, a first memory device coupled to the first controller, the first memory device comprising non-volatile memory, and a second memory device coupled to the first controller. The second memory device comprises a first package comprising an even number of first memory dies. A first half of the first memory dies are disposed parallel to a second half of the first memory dies. The second memory device further comprises a second package disposed adjacent to the first package. The second package comprises a set of second memory dies. A first memory die of the set is disposed adjacent to a second memory die of the set. The volatile memory device further comprises a first channel coupled to the first half of the first memory dies of the first package and to the first memory die of the set of the second package, and a second channel disposed parallel to the first channel. The second channel is coupled to the second half of the first memory dies of the first package and to the second memory die of the set of the second package.
- The storage device may further comprise a second controller coupled to the first controller. The first controller may be configured to control the first memory device and the second controller may be configured to control the second memory device. The first memory dies may have a first storage capacity, and the set of second memory dies may have a second storage capacity. The second storage capacity may be less than the first storage capacity. The first storage capacity may be twice the second storage capacity. The first memory dies and the second memory dies may have the same storage capacity. The first package may comprises two, four, or eight first memory dies.
- In another embodiment, a storage device comprises a first memory device comprising a first package comprising an even number of first memory dies. A first half of the first memory dies are disposed parallel to a second half of the first memory dies. The first memory device further comprises a second package disposed adjacent to the first package. The second package comprises a set of second memory dies. A first memory die of the set is disposed adjacent to a second memory die of the set. The first memory device further comprises a first channel coupled to the first half of the first memory dies of the first package and to the first memory die of the set of the second package, and a second channel disposed parallel to the first channel. The second channel is coupled to the second half of the first memory dies of the first package and to the second memory die of the set of the second package. The first memory device further comprises a third package disposed adjacent to the first package, the third package comprising an even number of third memory dies. A first half of the third memory dies are disposed parallel to a second half of the third memory dies. The first memory device further comprises a fourth package disposed adjacent to the third package and the second package, the fourth package comprising a set of fourth memory dies. A first memory die of the set is disposed adjacent to a second memory die of the set. The first memory device further comprises a third channel disposed parallel to the first channel and the second channel, the third channel coupled to the first half of the third memory dies of the third package and to the first memory die of the set of the fourth package, and a fourth channel disposed parallel to the third channel, the fourth channel coupled to the second half of third memory dies of the third package and to the second memory die of the set of the fourth package.
- The first package and the third package may comprise the same amount of memory dies. The first memory dies may have the same storage capacity as the third memory dies, and the second memory dies may have the same storage capacity as the fourth memory dies. The storage capacity of the second memory dies and the fourth memory dies may be one-fourth the storage capacity of the first memory dies and the third memory dies. The second package may be configured to store recovery data for the first package, and the fourth package may be configured to store recovery data for the fourth package.
- The storage device may further comprise a first controller coupled to the first memory device and a second memory device coupled to the first controller. The second memory device may comprise non-volatile memory. The first controller may be configured to control the second memory device. The storage device may further comprise a second controller coupled to the first controller and to the first memory device. The second controller may be configured to control the first memory device.
- While the foregoing is directed to embodiments of the present disclosure, other and further embodiments of the disclosure may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.
Claims (22)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/287,948 US10770431B1 (en) | 2019-02-27 | 2019-02-27 | Memory die layouts for failure protection in SSDs |
DE102019132799.7A DE102019132799A1 (en) | 2019-02-27 | 2019-12-03 | Memory chip layouts for error protection in SSDs |
CN201911263796.9A CN111625392B (en) | 2019-02-27 | 2019-12-11 | Memory die layout for failure protection in an SSD |
KR1020190166888A KR102347291B1 (en) | 2019-02-27 | 2019-12-13 | Memory die layouts for failure protection in ssds |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/287,948 US10770431B1 (en) | 2019-02-27 | 2019-02-27 | Memory die layouts for failure protection in SSDs |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200273841A1 true US20200273841A1 (en) | 2020-08-27 |
US10770431B1 US10770431B1 (en) | 2020-09-08 |
Family
ID=72138840
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/287,948 Active US10770431B1 (en) | 2019-02-27 | 2019-02-27 | Memory die layouts for failure protection in SSDs |
Country Status (4)
Country | Link |
---|---|
US (1) | US10770431B1 (en) |
KR (1) | KR102347291B1 (en) |
CN (1) | CN111625392B (en) |
DE (1) | DE102019132799A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20230096375A1 (en) * | 2021-09-29 | 2023-03-30 | Micron Technology, Inc. | Memory controller for managing data and error information |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2022147380A (en) * | 2021-03-23 | 2022-10-06 | キオクシア株式会社 | memory controller and memory system |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8555109B2 (en) * | 2009-07-30 | 2013-10-08 | Cleversafe, Inc. | Method and apparatus for distributed storage integrity processing |
US7818497B2 (en) | 2007-08-31 | 2010-10-19 | International Business Machines Corporation | Buffered memory module supporting two independent memory channels |
KR101453039B1 (en) * | 2012-07-12 | 2014-10-24 | 한양대학교 산학협력단 | Flash memory package constructing channels using crossbar |
EP3176688B1 (en) * | 2012-12-31 | 2022-01-26 | SanDisk Technologies LLC | Method and system for asynchronous die operations in a non-volatile memory |
DE112015000378T5 (en) * | 2014-01-09 | 2016-09-22 | Sandisk Technologies Inc. | Selective copyback for a chip-backed non-volatile memory |
CN107039059B (en) * | 2016-02-01 | 2022-05-10 | 三星电子株式会社 | Memory package, memory module including the same, and memory package operation method |
US10169126B2 (en) * | 2016-10-12 | 2019-01-01 | Samsung Electronics Co., Ltd. | Memory module, memory controller and systems responsive to memory chip read fail information and related methods of operation |
EP3370152B1 (en) * | 2017-03-02 | 2019-12-25 | INTEL Corporation | Integrated error checking and correction (ecc) in memory devices with fixed bandwidth interfaces |
US10275307B2 (en) * | 2017-03-09 | 2019-04-30 | Hewlett Packard Enterprise Development Lp | Detection of error patterns in memory dies |
US10521343B2 (en) | 2017-06-12 | 2019-12-31 | Western Digital Technologies, Inc. | Storage system with a controller having a persistent memory interface to local memory |
US10489257B2 (en) * | 2017-08-08 | 2019-11-26 | Micron Technology, Inc. | Replaceable memory |
US11520696B2 (en) * | 2018-06-28 | 2022-12-06 | Seagate Technology Llc | Segregating map data among different die sets in a non-volatile memory |
US10877693B2 (en) | 2018-06-29 | 2020-12-29 | Intel Corporation | Architecture for dynamic transformation of memory configuration |
-
2019
- 2019-02-27 US US16/287,948 patent/US10770431B1/en active Active
- 2019-12-03 DE DE102019132799.7A patent/DE102019132799A1/en active Pending
- 2019-12-11 CN CN201911263796.9A patent/CN111625392B/en active Active
- 2019-12-13 KR KR1020190166888A patent/KR102347291B1/en active IP Right Grant
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20230096375A1 (en) * | 2021-09-29 | 2023-03-30 | Micron Technology, Inc. | Memory controller for managing data and error information |
US11687273B2 (en) * | 2021-09-29 | 2023-06-27 | Micron Technology, Inc. | Memory controller for managing data and error information |
Also Published As
Publication number | Publication date |
---|---|
CN111625392B (en) | 2023-03-31 |
CN111625392A (en) | 2020-09-04 |
DE102019132799A1 (en) | 2020-08-27 |
US10770431B1 (en) | 2020-09-08 |
KR20200104791A (en) | 2020-09-04 |
KR102347291B1 (en) | 2022-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10459793B2 (en) | Data reliability information in a non-volatile memory device | |
US11861195B2 (en) | TLC data programming with hybrid parity | |
US10770431B1 (en) | Memory die layouts for failure protection in SSDs | |
US11569844B2 (en) | Optimizations for variable sector size in storage device namespaces | |
US11537510B2 (en) | Storage devices having minimum write sizes of data | |
US11177012B1 (en) | Fast copy through controller | |
US11687405B2 (en) | Centralized SRAM error location detection and recovery mechanism | |
US20170177438A1 (en) | Selective buffer protection | |
US11537326B2 (en) | Relocation flow using CbA technology | |
US11294598B2 (en) | Storage devices having minimum write sizes of data | |
US11755407B2 (en) | Multi-rate ECC parity for fast SLC read | |
US11681581B1 (en) | Data integrity protection with partial updates | |
US11385963B1 (en) | Usage of data mask in DRAM write | |
US11972151B2 (en) | Memory device using CbA technology | |
US20240095165A1 (en) | Efficient l2p dram for high-capacity drives | |
US20240028524A1 (en) | Accelerated Encryption During Power Loss | |
US10884917B2 (en) | Dual media packaging targeted for SSD usage | |
US11561717B2 (en) | Data integrity protection of SSDs utilizing streams | |
US11704027B2 (en) | Optimizing recovery of recurrent blocks using bloom filter | |
US11531499B2 (en) | Data storage that controls decode performance by changing program PLC | |
US11568938B2 (en) | QLC data programming | |
US11537466B2 (en) | Detection of data discrepancy after XOR recovery | |
US20230079698A1 (en) | Data Storage Devices, Systems, and Related Methods to Determine Writing Fragmentation Levels of Memory Devices | |
US20240143337A1 (en) | Data Storage With Optimized Boot Files Loading |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: WESTERN DIGITAL TECHNOLOGIES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HELMICK, DANIEL L.;ANDERSON, KENT;SIGNING DATES FROM 20190111 TO 20190226;REEL/FRAME:048461/0555 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNOR:WESTERN DIGITAL TECHNOLOGIES, INC.;REEL/FRAME:052915/0566 Effective date: 20200113 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: WESTERN DIGITAL TECHNOLOGIES, INC., CALIFORNIA Free format text: RELEASE OF SECURITY INTEREST AT REEL 052915 FRAME 0566;ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:059127/0001 Effective date: 20220203 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., ILLINOIS Free format text: PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT;ASSIGNOR:WESTERN DIGITAL TECHNOLOGIES, INC.;REEL/FRAME:064715/0001 Effective date: 20230818 Owner name: JPMORGAN CHASE BANK, N.A., ILLINOIS Free format text: PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT;ASSIGNOR:WESTERN DIGITAL TECHNOLOGIES, INC.;REEL/FRAME:067045/0156 Effective date: 20230818 |