US20200267018A1 - Low-power wake-up circuit for controller area network (can) transceiver - Google Patents
Low-power wake-up circuit for controller area network (can) transceiver Download PDFInfo
- Publication number
- US20200267018A1 US20200267018A1 US16/538,975 US201916538975A US2020267018A1 US 20200267018 A1 US20200267018 A1 US 20200267018A1 US 201916538975 A US201916538975 A US 201916538975A US 2020267018 A1 US2020267018 A1 US 2020267018A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- coupled
- transistor
- current
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229910044991 metal oxide Inorganic materials 0.000 claims description 4
- 150000004706 metal oxides Chemical class 0.000 claims description 4
- 239000004065 semiconductor Substances 0.000 claims description 4
- MKGHDZIEKZPBCZ-ULQPCXBYSA-N methyl (2s,3s,4r,5r,6r)-4,5,6-trihydroxy-3-methoxyoxane-2-carboxylate Chemical compound CO[C@H]1[C@H](O)[C@@H](O)[C@H](O)O[C@@H]1C(=O)OC MKGHDZIEKZPBCZ-ULQPCXBYSA-N 0.000 description 11
- 238000010586 diagram Methods 0.000 description 10
- 230000007704 transition Effects 0.000 description 4
- 102100039435 C-X-C motif chemokine 17 Human genes 0.000 description 3
- 101000889048 Homo sapiens C-X-C motif chemokine 17 Proteins 0.000 description 3
- 238000001514 detection method Methods 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/40006—Architecture of a communication node
- H04L12/40013—Details regarding a bus controller
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/003—Changing the DC level
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
- H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
- H04B1/40—Circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/02—Details
- H04L12/12—Arrangements for remote connection or disconnection of substations or of equipment thereof
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L2012/40208—Bus networks characterized by the use of a particular bus standard
- H04L2012/40215—Controller Area Network CAN
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Definitions
- the Controller Area Network (CAN) standard was developed for the automotive industry to standardize wiring and communications between sensors and a microcontroller (e.g., for engine control, window motors, airbags, anti-lock brakes, etc.).
- the CAN standard is now used in various settings, including factory equipment, medical equipment, marine equipment, downhole equipment, aerospace equipment, and automotive vehicles.
- a CAN transceiver is coupled between a microprocessor (MCU) and a communication bus.
- the communication bus may be coupled to different kinds of sensors depending on the specific scenario (e.g., factory equipment, medical equipment, marine equipment, downhole equipment, aerospace equipment, or automotive vehicle),
- the CAN transceiver conveys communications received from the communication bus to the microprocessor and/or conveys communications from the microprocessor to the communication bus.
- the CAN standard specifies an input voltage supply for the CAN transceiver of 5V.
- the MCU may receive a different voltage supply.
- one existing CAN system includes an MCU that receives an input voltage supply of 3.3V.
- a system comprises a controller area network (CAN) transceiver.
- the CAN transceiver comprises a wake-up circuit having an attenuator circuit coupled to a CAN bus.
- the wake-up circuit also comprises a common-gate amplifier circuit coupled to the attenuator circuit.
- the wake-up circuit also comprises an offset generation circuit coupled to the common-gate amplifier circuit.
- a transceiver comprises a wake-up circuit having an attenuator circuit coupled to a CAN bus.
- the wake-up circuit also comprises an amplifier circuit coupled to the attenuator circuit.
- the wake-up circuit also comprises an offset generation circuit with a bias current circuit coupled to the amplifier circuit.
- an integrated circuit comprises a CAN transceiver having a wake-up circuit.
- the wake-up circuit comprises an attenuator circuit coupled to a CAN bus.
- the wake-up circuit also comprises an amplifier circuit coupled to the attenuator circuit.
- the wake-up circuit also comprises an offset generation circuit with a bias current circuit coupled to the amplifier circuit.
- the wake-up circuit also comprises an under-voltage lockout (UVLO) circuit coupled to the bias current circuit.
- UVLO under-voltage lockout
- FIG. 1 is a block diagram showing a system in accordance with some examples
- FIG. 2 is a schematic diagram showing part of a wake-up circuit related to a controller area network (CAN) transceiver in accordance with some examples;
- CAN controller area network
- FIG. 3 is a schematic diagram of a unidirectional current control circuit in accordance with some examples
- FIG. 4 is a schematic diagram of a bias current circuit related to a wake-up circuit of a CAN transceiver in accordance with some examples.
- FIG. 5 is a schematic diagram of an under-voltage lockout (UVLO) circuit related to a wake-up circuit of the CAN transceiver in accordance with some examples.
- UVLO under-voltage lockout
- the wake-up circuit for a CAN transceiver is configured to operate using a reduced input voltage supply (e.g., 2V or less).
- the wake-up circuit is also configured to support features such as: an input common-mode voltage (VCM) is +1-12V; functionality in presence of direct power injection (DPI); and a powered off leakage current of less than 5 ⁇ A.
- VCM input common-mode voltage
- DPI direct power injection
- a powered off leakage current of less than 5 ⁇ A With the wake-up circuit configured to operate using a reduced input voltage, only the voltage regulator that provides the reduced input voltage supply needs to be on while the CAN system is in a standby state. Any other voltage regulators of a CAN system can be turned off to reduce power consumption until the wake-up circuit detects a wake-up event (e.g., receiving a communication from a CAN bus coupled to the CAN transceiver).
- a CAN transceiver includes a wake-up circuit having an attenuator circuit coupled to a CAN bus.
- the wake-up circuit also comprises a common-gate amplifier circuit coupled to the attenuator circuit.
- the wake-up circuit also comprises an offset generation circuit coupled to the common-gate amplifier circuit.
- the wake-up circuit includes: an attenuator circuit coupled to a CAN bus; an amplifier circuit coupled to the attenuator circuit; and an offset generation circuit coupled to the amplifier circuit, where the offset generation circuit includes a bias current circuit (e.g., a bandgap voltage reference circuit) coupled to the amplifier circuit.
- a bias current circuit e.g., a bandgap voltage reference circuit
- the wake-up circuit includes: an attenuator circuit coupled to a CAN bus; an amplifier circuit coupled to the attenuator circuit; an offset generation circuit coupled to the amplifier circuit, where the offset generation circuit includes a bias current circuit; and an under-voltage lockout (UVLO) circuit configured to detect if a supply to the wake-up circuit has reached a minimum operating voltage for the wake-up circuit
- the wake-up circuit is configured to operate using a reduced input voltage supply (e.g., 2V or less).
- a reduced input voltage supply for the wake-up circuit relative to other components of the CAN transceiver means that a 5V voltage regulator used for some operations of the CAN transceiver can be turned off when the CAN transceiver is in a standby mode (e.g., no communications are being received from or transmitted to the CAN bus).
- the reduced input voltage supply is also used by a microcontroller (MCU) coupled to the CAN transceiver. In the standby state, the wake-up circuit of the CAN transceiver stays on while other portions of the CAN transceiver are turned off.
- MCU microcontroller
- FIG. 1 is a block diagram showing a system 100 in accordance with some examples.
- the system 100 includes a CAN transceiver 102 coupled to sensors 126 via a CAN bus 104 .
- the CAN transceiver 102 is also coupled to an MCU 130 .
- the MCU 130 includes a S/STB pin, a receive data (RXD) pin, and a transmit data (TXD) pin.
- RXD receive data
- TXD transmit data
- the RXD changes its state only if the wake- up circuit 112 of the CAN transceiver 102 detects a wake-up trigger or pattern and asserts a signal on the RXD pin. If the MCU 130 decides to put the CAN transceiver 102 in normal mode, the STB is de-asserted. Thereafter, data put on TXD pin by the MCU 130 is reflected on CAN bus 104 and on the RXD pin. Thus, when fully awake (e.g., normal mode), the CAN transceiver 102 enables communications between the MCU 130 and the sensors 126 .
- some components 124 of the CAN transceiver 102 are turned off while other components (e.g., the wake-up circuit 112 ) are on.
- the attenuator circuit 114 , the bias current circuit 120 , and the UVLO circuit 122 of the CAN transceiver 102 are used in the normal mode, while the offset generation circuit 116 and the common-gate amplifier circuit 118 may be on or off in the normal mode.
- the system 100 includes a plurality of voltage regulators 132 A- 132 N, such as low dropout regulators (LDOs) or switching regulators.
- the voltage regulators 132 A- 132 N are coupled to an input voltage supply (VIN) node 134 and to a first (e.g., top) plate of a capacitor (C_IN).
- the second (e.g., bottom) plate of C_IN is coupled to a ground node 136 .
- the outputs of the voltage regulators 132 A- 132 N are respective output voltage signals (VOUT 1 -VOUTN) that are used by the various components of the system 100 .
- a first input voltage supply (VCC 1 ) for the CAN transceiver 102 corresponds to one of VOUT 1 -VOUTN
- a second input voltage supply (VCC 2 ) for the MCU 130 and the wake-up circuit 112 of the CAN transceiver 102 corresponds to another one of VOUT 1 -VOUTN.
- VCC 1 is 5V
- VCC 2 is 1.8V.
- the wake-up circuit 112 includes an attenuator circuit 114 , an offset generation circuit 116 with a bias current circuit 117 , a common-gate amplifier circuit 118 , a bandgap voltage reference circuit 120 , and a UVLO circuit 122 .
- each circuit of the wake-up circuit 112 is powered by VCC 2 .
- other components 124 of the CAN transceiver 102 are powered by VCC 1 or other voltage levels. Over time, the CAN transceiver 102 switches between a standby mode and a normal mode.
- a related voltage regulator one of the voltage regulators 132 A- 132 N
- the CAN transceiver 102 transitions to the normal mode to handle communications between the MCU 130 and the sensors 126 .
- the CAN transceiver 102 transitions to the standby mode. For example, this is done by the MCU 130 making the STB pin high (the CAN transceiver 102 does not transition to the standby mode by itself).
- FIG. 2 is a schematic diagram showing part of a wake-up circuit 200 (e.g., part of the wake-up circuit 102 of FIG. 1 ) related to a CAN transceiver (e.g., the CAN transceiver 102 of FIG. 1 ) in accordance with some examples.
- the wake-up circuit 200 is configured to detect when a valid wake-up pattern is received from the CAN bus (e.g., the CAN bus 104 ) and to provide a wake-up signal in response to detecting a valid wake-up pattern.
- the wake-up pattern rides over a common mode voltage variation of +/ ⁇ 12V.
- the wake-up pattern includes a few logic pulses having a minimum bit width.
- the wake-up circuit 112 detects the logic levels of the pulses to confirm characteristics such as a minimum differential voltage requirement, a bit width of the pulses to confirm a minimum bit width requirement, and the pattern according to the ISO specification requirements.
- the wake-up circuit 200 includes an attenuator circuit 202 , an offset generation circuit 212 , a common-gate amplifier circuit 222 , and a comparator 232 .
- the attenuator circuit 202 attenuates signals received from a CAN bus (e.g., the CAN bus 104 of FIG. 1 ).
- the offset generation circuit 212 provides offset signals for use by the common-gate amplifier circuit 222 .
- the offset generation circuit 212 also includes a bias current source or circuit 216 configured to provide bias signals for use by the common-gate amplifier circuit 222 .
- the common-gate amplifier circuit 222 uses the offset and bias signals from the offset generation circuit 212 and the bias current source 216 to provide two detection signals that over time indicate the presence or absence of a valid wake-up pattern. More specifically, the comparator 232 compares the two detection signals provided by the common-gate amplifier 222 to generate a wake-up pattern (WUP) signal (WUP_OUT).
- WUP wake-up pattern
- WUP_OUT of the comparator 232 is fed into a WUP filter and pattern detector 240 .
- a corresponding signal 241 is output from the WUP filter and pattern detector 240 .
- a CAN transceiver e.g., CAN transceiver 102 in FIG. 1
- MCU e.g., the MCU 130 in FIG. 1
- the MCU decides whether to transition the CAN transceiver to normal mode.
- a CAN transceiver (e.g., the CAN transceiver 102 in FIG. 1 ) stays in the standby mode.
- the attenuator circuit 202 includes a first voltage divider formed by R 1 and R 3 .
- the first voltage divider includes R 1 and R 3 in series between a CANH node 203 and a ground node 208 .
- the attenuator circuit 202 also includes a second voltage divider formed by R 2 and R 4 .
- the second voltage divider includes R 2 and R 4 in series between a CANL node 205 and the ground node 208 .
- the node 204 between R 1 and R 3 is a first output node 204 of the attenuator circuit 202 .
- the node 206 between R 2 and R 4 is a second output node 206 of the attenuator circuit 202 .
- the offset generation circuit 212 comprises a bias current source 216 coupled between an input voltage supply (VDD) node 214 and the anode of a diode (D 1 ).
- the bias current source 216 provides a bias current for use by the offset generation circuit 212 and the common-gate amplifier circuit 222 .
- the offset generation circuit 212 also includes a voltage divider formed by resistors (R 5 , R 6 , and R 7 ), where the voltage divider is between the cathode of D 1 and a first current terminal of a first transistor (M 1 ). As shown, the offset generation circuit 212 also includes a second transistor (M 2 ), where the first current terminal of M 2 is coupled to a second current terminal of Ml.
- the voltage divider formed by resistors R 5 , R 6 , and R 7 .
- the voltage between the cathode of D 1 and R 5 is a first offset value (VCASP) provided to the common-gate amplifier 222 .
- the voltage between R 5 and R 6 is a second offset value (VCASM) provided to the common-gate amplifier 222 .
- the voltage between R 6 and R 7 is a first bias value (VBP) provided to the common-gate amplifier 222 .
- the voltage between R 7 and the first current terminal of M 1 is a second bias value (VBM) provided to the common-gate amplifier 222 .
- control terminal of M 1 is coupled between R 5 and R 6 to receive VCASM.
- control terminal of M 2 is coupled between R 7 and the first current terminal of M 1 to receive VBM.
- the second current terminal of M 2 is coupled to the first output node 204 of the attenuator circuit 202 .
- the common-gate amplifier circuit 212 comprises a third transistor (M 3 ), a fourth transistor (M 4 ), a fifth transistor (M 5 ), and a sixth transistor (M 6 ).
- a first current terminal of M 3 is coupled to a first output (VOP) node 224 of the common-gate amplifier circuit 222
- a second current terminal of M 3 is coupled to a first current terminal of M 4
- a control terminal of M 3 is coupled to the offset generation circuit 212 (between the cathode of D 1 and R 5 ) to receive VCASP.
- a second current terminal of M 4 is coupled to the first output node 204 of the attenuator circuit 202 , and the control terminal of M 4 is coupled to the offset generation circuit 212 (between R 6 and R 7 ) to receive VBP.
- a first current terminal of M 5 is coupled to a second output (VOM) node 226 of the common-gate amplifier circuit 212
- a second current terminal of M 5 is coupled to a first current terminal of M 6
- a control terminal of M 5 is coupled to the offset generation circuit 212 (between R 5 and R 6 ) to receive VCASM.
- a second current terminal of M 6 is coupled to the second output node 206 of the attenuator circuit 202 , and a control terminal of M 6 is coupled to the offset generation circuit 212 (between R 7 and the first current terminal of M 1 ) to receive VBM.
- the first output node 224 of the common-gate amplifier circuit 222 is coupled to an input voltage supply (VDD) node 214 via a resistor (R 8 ) and a blocking diode (D 2 ).
- the second output node 226 of the common-gate amplifier circuit 222 is also coupled to the VDD node 214 via another resistor (R 8 ) and D 2 .
- D 2 has its cathode facing R 8 and R 9 , while its anode faces the VDD node 214 .
- D 2 is replaced by a unidirectional current control circuit.
- FIG. 3 is a schematic diagram of a unidirectional current control circuit 300 (e.g., to replace D 2 in FIG. 2 ) in accordance with some examples.
- the unidirectional current control circuit 300 comprises three transistors (M 7 , M 8 , and M 9 ). More specifically, a first current terminal of M 7 is coupled to an input node 302 (e.g., the input node 302 is coupled to the VDD node 214 if the unidirectional current control circuit 300 replaces D 2 in FIG. 2 ) and a second current terminal of M 7 is coupled to an output node 304 (e.g., the output node 304 is coupled to R 8 and R 9 if the unidirectional current control circuit 300 replaces D 2 in FIG. 2 ).
- the second current terminal of M 7 is also coupled to a second current terminal of M 8 .
- a control terminal of M 7 is coupled to respective first current terminals of M 8 and M 9 .
- a second current terminal of M 9 is coupled to a control node configured to provide a low signal (TIE_LOW).
- the control terminals of M 8 and M 9 are coupled to another control node configured to provide a high signal (TIE_HIGH).
- the unidirectional current control circuit 300 is used instead of D 2 , the voltage drop across unidirectional current control circuit 300 is reduced to using D 2 .
- the output nodes 224 and 226 of the common-gate amplifier circuit 222 are coupled to the inputs of the comparator 232 .
- the wake-up circuit 200 of FIG. 2 there are some other advantages compared to other CAN wake-up circuits. Firstly, the wake-up circuit 200 operates using a reduced input supply voltage (e.g., VDD is 2V or less) compared to other CAN wake-up circuits.
- NMOS n-type metal oxide semiconductor
- PMOS p-type metal oxide semiconductor
- the bias signals for the common-gate amplifier circuit 222 are derived from the common-mode input signal itself, which maintains amplifier's bias even in the presence of very high (e.g., +/ ⁇ 12V) input common mode voltage movements.
- R 8 and R 9 is a referred to supply, which simplifies second stage biasing since the output of the first stage is independent of input common mode variation (e.g., +/ ⁇ 12V).
- the biasing branch used to generate bias signals for the common-gate amplifier 222 is combined with the offset branch used to generator offsets signals for the common-gate amplifier 222 (see e.g., the bias and offset generation circuit 212 of FIG. 2 ), which reduces power consumption.
- the biasing changes when the common-mode signal changes.
- the comparator 232 does not have to support negative values, which reduces complexity compared to other CAN wake-up circuits.
- FIG. 4 is a schematic diagram of a bias current circuit 400 (an example of the bias current source 216 in FIG. 2 ) related to a wake-up circuit (e.g., the wake-up circuit 202 of FIG. 2 ) of a CAN transceiver (e.g., the CAN transceiver 102 of FIG. 1 ) in accordance with some examples.
- the bias current circuit 400 is a bandgap voltage reference circuit.
- the bias current circuit 400 provides an offset current for the offset branch of an offset generation circuit (e.g., the offset generation circuit 212 in FIG. 2 ) and provides a bias current to a comparator (e.g., to the comparator 232 in FIG. 2 ).
- the bias reference circuit 400 includes a proportional-to-absolute-temperature (PTAT) circuit 422 , a complementary-to-absolute-temperature (CTAT) circuit 412 , and a combine circuit 402 .
- the PTAT circuit 422 includes an input voltage supply (VDD) node 404 .
- the PTAT circuit 422 also includes first and second metal oxide semiconductor (MOS) transistors (M 17 and M 18 ) with respective control terminals coupled together and with respective first current terminals coupled to the VDD node 404 .
- MOS metal oxide semiconductor
- the PTAT circuit 422 also includes bipolar transistors (M 19 and M 20 ) with respective control terminals coupled together.
- the PTAT circuit 422 also includes an output node 424 coupled to the control terminals of M 17 and M 18 and coupled to a first current terminal of M 20 .
- the control terminal of M 19 is coupled to a second current terminal of M 17 via a resistor (R 11 ) and is coupled to a first current terminal of M 19 .
- a second current terminal of M 19 is coupled to a ground node 406 .
- a second current terminal of M 20 is coupled to the ground node 406 via a resistor (R 12 ).
- the PTAT circuit 422 generates a current (AVBE/R 12 ), which is a PTAT current.
- the PTAT current is then mirrored to M 18 , which creates an equivalent bias voltage VP_PTAT.
- the CTAT circuit 414 includes MOS transistors (M 12 , M 13 , M 14 ) having respective first current terminals coupled to the VDD node 404 .
- the CTAT circuit 414 also includes a bipolar transistor (M 15 ) having a first current terminal coupled to a second current terminal of M 13 .
- the CTAT circuit 414 also includes another MOS transistor (M 16 ) having a control terminal coupled to a second current terminal of M 13 and coupled to the first current terminal of M 15 .
- the CTAT circuit 414 also includes an output node 418 coupled to the control node of M 14 and to the second current terminal of M 14 .
- a control terminal of M 13 is coupled to the output node 424 of the PTAT circuit 422 .
- a first current terminal of M 16 is coupled to a second current terminal of M 14 .
- a second current terminal of M 16 is coupled to the ground node 406 .
- a second current terminal of M 12 is coupled to a control terminal of M 15 and is coupled to the ground node 406 via a resistor (R 10 ).
- a second current terminal of M 15 is coupled the ground node 406 .
- the CTAT circuit 414 provides a current (VBE/R 10 ), which is of CTAT nature. As the CTAT circuit 414 works at very low supply voltage (e.g., ⁇ 2V), a feedback scheme involving M 16 and M 14 is employed.
- the combine circuit 402 comprises MOS transistors (M 10 and M 11 ) having respective first current terminals coupled to the VDD node 404 .
- the second current terminals of M 10 and M 11 are coupled to a bandgap reference current (I_BG) node 408 .
- I_BG bandgap reference current
- a control terminal of M 10 is coupled to the output node 424 of the PTAT circuit 422 .
- a control terminal of M 11 is coupled to the output node 418 of the CTAT circuit 412 .
- the bandgap reference current node 408 is the output of the combine circuit 402 and the bias current circuit 400 .
- the PTAT and CTAT currents are combined to generate a constant reference current (I_BG) across temperature, which is used as the offset current in an offset generation circuit (e.g., the offset generation circuit 212 in FIG. 2 ) and as the bias current for a wake-up comparator (e.g., the comparator 232 in FIG. 2 ).
- the bias current circuit 400 is configured to operate using a reduced input supply voltage (e.g., VDD is 2V or less) and reduced current levels (e.g., 10 pA or less) compared to other CAN wake-up circuits.
- FIG. 5 is a schematic diagram of a UVLO circuit 500 related to a wake-up circuit (e.g., the wake-up circuit 202 of FIG. 2 ) of a CAN transceiver (e.g., the CAN transceiver 102 of FIG. 1 ) in accordance with some examples.
- the UVLO circuit 500 includes an input supply voltage (VDD) node 502 .
- the UVLO circuit 500 also includes a comparator 506 with a first input power terminal 508 coupled to the VDD node 502 and with a second input power terminal 509 coupled to a ground node 504 .
- the UVLO circuit 500 also includes transistors (M 21 and M 22 ) having respective first current terminals coupled to the VDD node 502 .
- the UVLO circuit 500 also additional transistors (M 23 and M 24 ).
- a first current terminal of M 23 is coupled to a second current terminal of M 21 , a control terminal of M 22 , and a first input terminal 512 of the comparator 506 .
- a first current terminal of M 24 is coupled to a second current terminal of M 22 , a control terminal of M 21 , and a second input terminal 514 of the comparator 506 .
- a control terminal of M 24 is coupled to a bias current source (e.g., the bias current source 216 in FIG. 2 ) or a bias current circuit (e.g., the bias current circuit 400 in FIG. 4 ) to receive VBG.
- the control terminal of M 24 is coupled to a drain terminal of M 17 in the PTAT current generation circuit 422 .
- the UVLO circuit 500 also includes a voltage divider formed by resistors (R 13 and R 14 ) in series between the VDD node 502 and the ground node 504 .
- the control terminal of M 23 is coupled to an internal node 516 of the voltage divider.
- the UVLO circuit 500 includes a resistor (R 15 ) coupled between a second current terminal of M 23 and a bias current source 518 (e.g., the bias current source 216 in FIG. 2 , or the bias current circuit 400 in FIG. 4 ) configured to provide a bias current (I_BIAS).
- the UVLO circuit 500 also includes a resistor (R 16 ) coupled between a second current terminal of M 24 and the current source 518 .
- the UVLO circuit 500 is configured to operate using a reduced input supply voltage (e.g., VDD is 2V or less) compared to other CAN wake-up circuits. If VDD drops below a threshold, the comparator 506 outputs a low signal (VDD_GOOD is low) to indicate an under-voltage condition for VDD. Otherwise, the output of the comparator 506 is high (VDD_GOOD is high) to indicate VDD is at an acceptable level.
- a wake-up circuit e.g., the wake-up circuit 102 of FIG. 1 , or the wake-up circuit 202 of FIG. 2 ) stays in a powered down state.
- Couple means either an indirect or direct wired or wireless connection.
- a first device couples to a second device, that connection may be through a direct connection or through an indirect connection via other devices and connections.
- the recitation “based on” means “based at least in part on.” Therefore, if X is based on Y, X may be a function of Y and any number of other factors.
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Amplifiers (AREA)
Abstract
Description
- This application claims priority to Indian Provisional Application No. 201941006690, filed Feb. 20, 2019, which is hereby incorporated by reference.
- The Controller Area Network (CAN) standard was developed for the automotive industry to standardize wiring and communications between sensors and a microcontroller (e.g., for engine control, window motors, airbags, anti-lock brakes, etc.). The CAN standard is now used in various settings, including factory equipment, medical equipment, marine equipment, downhole equipment, aerospace equipment, and automotive vehicles.
- In an example CAN scenario, a CAN transceiver is coupled between a microprocessor (MCU) and a communication bus. The communication bus may be coupled to different kinds of sensors depending on the specific scenario (e.g., factory equipment, medical equipment, marine equipment, downhole equipment, aerospace equipment, or automotive vehicle), In operation, the CAN transceiver conveys communications received from the communication bus to the microprocessor and/or conveys communications from the microprocessor to the communication bus.
- The CAN standard specifies an input voltage supply for the CAN transceiver of 5V. Meanwhile, the MCU may receive a different voltage supply. For example, one existing CAN system includes an MCU that receives an input voltage supply of 3.3V.
- Efforts to reduce power consumption in a CAN system are ongoing, which is desirable in limited power scenarios involving a battery or limited power source.
- In accordance with at least one example of the disclosure, a system comprises a controller area network (CAN) transceiver. The CAN transceiver comprises a wake-up circuit having an attenuator circuit coupled to a CAN bus. The wake-up circuit also comprises a common-gate amplifier circuit coupled to the attenuator circuit. The wake-up circuit also comprises an offset generation circuit coupled to the common-gate amplifier circuit.
- In accordance with at least one example of the disclosure, a transceiver comprises a wake-up circuit having an attenuator circuit coupled to a CAN bus. The wake-up circuit also comprises an amplifier circuit coupled to the attenuator circuit. The wake-up circuit also comprises an offset generation circuit with a bias current circuit coupled to the amplifier circuit.
- In accordance with at least one example of the disclosure, an integrated circuit, comprises a CAN transceiver having a wake-up circuit. The wake-up circuit comprises an attenuator circuit coupled to a CAN bus. The wake-up circuit also comprises an amplifier circuit coupled to the attenuator circuit. The wake-up circuit also comprises an offset generation circuit with a bias current circuit coupled to the amplifier circuit. The wake-up circuit also comprises an under-voltage lockout (UVLO) circuit coupled to the bias current circuit.
- For a detailed description of various examples, reference will now be made to the accompanying drawings in which:
-
FIG. 1 is a block diagram showing a system in accordance with some examples; -
FIG. 2 is a schematic diagram showing part of a wake-up circuit related to a controller area network (CAN) transceiver in accordance with some examples; -
FIG. 3 is a schematic diagram of a unidirectional current control circuit in accordance with some examples; -
FIG. 4 is a schematic diagram of a bias current circuit related to a wake-up circuit of a CAN transceiver in accordance with some examples; and -
FIG. 5 is a schematic diagram of an under-voltage lockout (UVLO) circuit related to a wake-up circuit of the CAN transceiver in accordance with some examples. - Disclosed herein are controller area network (CAN) transceiver topologies that reduce power consumption compared to previous CAN transceiver. In some examples, the wake-up circuit for a CAN transceiver is configured to operate using a reduced input voltage supply (e.g., 2V or less). In various examples, the wake-up circuit is also configured to support features such as: an input common-mode voltage (VCM) is +1-12V; functionality in presence of direct power injection (DPI); and a powered off leakage current of less than 5 μA. With the wake-up circuit configured to operate using a reduced input voltage, only the voltage regulator that provides the reduced input voltage supply needs to be on while the CAN system is in a standby state. Any other voltage regulators of a CAN system can be turned off to reduce power consumption until the wake-up circuit detects a wake-up event (e.g., receiving a communication from a CAN bus coupled to the CAN transceiver).
- In an example system, a CAN transceiver includes a wake-up circuit having an attenuator circuit coupled to a CAN bus. The wake-up circuit also comprises a common-gate amplifier circuit coupled to the attenuator circuit. The wake-up circuit also comprises an offset generation circuit coupled to the common-gate amplifier circuit. In some examples, the wake-up circuit includes: an attenuator circuit coupled to a CAN bus; an amplifier circuit coupled to the attenuator circuit; and an offset generation circuit coupled to the amplifier circuit, where the offset generation circuit includes a bias current circuit (e.g., a bandgap voltage reference circuit) coupled to the amplifier circuit. In some examples, the wake-up circuit includes: an attenuator circuit coupled to a CAN bus; an amplifier circuit coupled to the attenuator circuit; an offset generation circuit coupled to the amplifier circuit, where the offset generation circuit includes a bias current circuit; and an under-voltage lockout (UVLO) circuit configured to detect if a supply to the wake-up circuit has reached a minimum operating voltage for the wake-up circuit In some examples, the wake-up circuit is configured to operate using a reduced input voltage supply (e.g., 2V or less).
- Using a reduced input voltage supply for the wake-up circuit relative to other components of the CAN transceiver means that a 5V voltage regulator used for some operations of the CAN transceiver can be turned off when the CAN transceiver is in a standby mode (e.g., no communications are being received from or transmitted to the CAN bus). In some examples, the reduced input voltage supply is also used by a microcontroller (MCU) coupled to the CAN transceiver. In the standby state, the wake-up circuit of the CAN transceiver stays on while other portions of the CAN transceiver are turned off. In this standby state, communications between the MCU and sensor units coupled to the CAN transceiver via a CAN bus do not occur until the CAN transceiver awakes (e.g., in response to the wake-up circuit detecting a communication or pulse from the CAN bus). Once the CAN transceiver is awake (normal mode), communications between the MCU and the sensor units are possible as desired. Once the communications are complete and/or if a predetermined interval passes without further communications, the CAN transceiver returns to the standby mode. To provide a better understanding, various switching converter options and related offset adjustment options are described using the figures as follows.
-
FIG. 1 is a block diagram showing asystem 100 in accordance with some examples. As shown, thesystem 100 includes aCAN transceiver 102 coupled tosensors 126 via aCAN bus 104. TheCAN transceiver 102 is also coupled to anMCU 130. As shown, theMCU 130 includes a S/STB pin, a receive data (RXD) pin, and a transmit data (TXD) pin. In operation, if theMCU 130 decides to turn off theCAN transceiver 102, the STB signal is asserted and the TXD pin becomes irrelevant. The RXD changes its state only if the wake- up circuit 112 of theCAN transceiver 102 detects a wake-up trigger or pattern and asserts a signal on the RXD pin. If the MCU 130 decides to put theCAN transceiver 102 in normal mode, the STB is de-asserted. Thereafter, data put on TXD pin by the MCU 130 is reflected onCAN bus 104 and on the RXD pin. Thus, when fully awake (e.g., normal mode), theCAN transceiver 102 enables communications between theMCU 130 and thesensors 126. When in a standby mode, somecomponents 124 of theCAN transceiver 102 are turned off while other components (e.g., the wake-up circuit 112) are on. In some examples, theattenuator circuit 114, the bias current circuit 120, and theUVLO circuit 122 of theCAN transceiver 102 are used in the normal mode, while theoffset generation circuit 116 and thecommon-gate amplifier circuit 118 may be on or off in the normal mode. - To power the
CAN transceiver 102, theMCU 130, and possibly other components, thesystem 100 includes a plurality ofvoltage regulators 132A-132N, such as low dropout regulators (LDOs) or switching regulators. As shown, thevoltage regulators 132A-132N are coupled to an input voltage supply (VIN)node 134 and to a first (e.g., top) plate of a capacitor (C_IN). The second (e.g., bottom) plate of C_IN is coupled to aground node 136. The outputs of thevoltage regulators 132A-132N are respective output voltage signals (VOUT1-VOUTN) that are used by the various components of thesystem 100. For example, a first input voltage supply (VCC1) for theCAN transceiver 102 corresponds to one of VOUT1-VOUTN, while a second input voltage supply (VCC2) for theMCU 130 and the wake-up circuit 112 of theCAN transceiver 102 corresponds to another one of VOUT1-VOUTN. In one example, VCC1 is 5V and VCC2 is 1.8V. - In the example of
FIG. 1 , the wake-up circuit 112 includes anattenuator circuit 114, an offsetgeneration circuit 116 with a biascurrent circuit 117, acommon-gate amplifier circuit 118, a bandgap voltage reference circuit 120, and aUVLO circuit 122. In some examples, each circuit of the wake-up circuit 112 is powered by VCC2. Meanwhile,other components 124 of theCAN transceiver 102 are powered by VCC1 or other voltage levels. Over time, theCAN transceiver 102 switches between a standby mode and a normal mode. When theCAN transceiver 102 is in the standby mode, a related voltage regulator (one of thevoltage regulators 132A-132N) is powered off to reduce power consumption. Subsequently, in response to receiving a valid wake-up pattern (e.g., according to the ISO 1898-2 standard) from theCAN bus 104, theCAN transceiver 102 transitions to the normal mode to handle communications between theMCU 130 and thesensors 126. Once the communications are complete or theCAN transceiver 102 otherwise does not need to be in the normal mode, theCAN transceiver 102 transitions to the standby mode. For example, this is done by theMCU 130 making the STB pin high (theCAN transceiver 102 does not transition to the standby mode by itself). -
FIG. 2 is a schematic diagram showing part of a wake-up circuit 200 (e.g., part of the wake-up circuit 102 ofFIG. 1 ) related to a CAN transceiver (e.g., theCAN transceiver 102 ofFIG. 1 ) in accordance with some examples. In operation, the wake-up circuit 200 is configured to detect when a valid wake-up pattern is received from the CAN bus (e.g., the CAN bus 104) and to provide a wake-up signal in response to detecting a valid wake-up pattern. In some examples, the wake-up pattern rides over a common mode voltage variation of +/−12V. In one example, the wake-up pattern includes a few logic pulses having a minimum bit width. The wake-up circuit 112 detects the logic levels of the pulses to confirm characteristics such as a minimum differential voltage requirement, a bit width of the pulses to confirm a minimum bit width requirement, and the pattern according to the ISO specification requirements. - In the example of the
FIG. 2 , the wake-up circuit 200 includes anattenuator circuit 202, an offsetgeneration circuit 212, acommon-gate amplifier circuit 222, and acomparator 232. In operation, theattenuator circuit 202 attenuates signals received from a CAN bus (e.g., theCAN bus 104 ofFIG. 1 ). Meanwhile, the offsetgeneration circuit 212 provides offset signals for use by thecommon-gate amplifier circuit 222. As shown, the offsetgeneration circuit 212 also includes a bias current source orcircuit 216 configured to provide bias signals for use by thecommon-gate amplifier circuit 222. Thecommon-gate amplifier circuit 222 uses the offset and bias signals from the offsetgeneration circuit 212 and the biascurrent source 216 to provide two detection signals that over time indicate the presence or absence of a valid wake-up pattern. More specifically, thecomparator 232 compares the two detection signals provided by thecommon-gate amplifier 222 to generate a wake-up pattern (WUP) signal (WUP_OUT). - In the example of
FIG. 2 , WUP_OUT of thecomparator 232 is fed into a WUP filter andpattern detector 240. When the characteristics of a valid wake-up pattern are detected by the WUP filter andpattern detector 240, acorresponding signal 241 is output from the WUP filter andpattern detector 240. In response to thesignal 241 indicating that a valid wake-up pattern has been received, a CAN transceiver (e.g., CANtransceiver 102 inFIG. 1 ) provides an indication to an MCU (e.g., theMCU 130 inFIG. 1 ) that the CAN transceiver received a valid wake-up pattern. In response, the MCU decides whether to transition the CAN transceiver to normal mode. On the other hand, when characteristics of a valid wake-up pattern are not detected by the WUP filter andpattern detector 240, thesignal 241 indicates that a valid wake-up pattern has not been received. In such case, a CAN transceiver (e.g., theCAN transceiver 102 inFIG. 1 ) stays in the standby mode. - In the example of
FIG. 2 , theattenuator circuit 202 includes a first voltage divider formed by R1 and R3. As shown, the first voltage divider includes R1 and R3 in series between aCANH node 203 and aground node 208. Theattenuator circuit 202 also includes a second voltage divider formed by R2 and R4. As shown, the second voltage divider includes R2 and R4 in series between aCANL node 205 and theground node 208. Thenode 204 between R1 and R3 is afirst output node 204 of theattenuator circuit 202. Meanwhile, thenode 206 between R2 and R4 is asecond output node 206 of theattenuator circuit 202. With the voltage dividers, theattenuator circuit 202 outputs a scaled version of whatever signals are on the CAN bus. - In the example of
FIG. 2 , the offsetgeneration circuit 212 comprises a biascurrent source 216 coupled between an input voltage supply (VDD)node 214 and the anode of a diode (D1). The biascurrent source 216 provides a bias current for use by the offsetgeneration circuit 212 and thecommon-gate amplifier circuit 222. The offsetgeneration circuit 212 also includes a voltage divider formed by resistors (R5, R6, and R7), where the voltage divider is between the cathode of D1 and a first current terminal of a first transistor (M1). As shown, the offsetgeneration circuit 212 also includes a second transistor (M2), where the first current terminal of M2 is coupled to a second current terminal of Ml. With the voltage divider formed by resistors (R5, R6, and R7) multiple offset and bias voltage values are provided to thecommon-gate amplifier 222. More specifically, the voltage between the cathode of D1 and R5 is a first offset value (VCASP) provided to thecommon-gate amplifier 222. Also, the voltage between R5 and R6 is a second offset value (VCASM) provided to thecommon-gate amplifier 222. Also, the voltage between R6 and R7 is a first bias value (VBP) provided to thecommon-gate amplifier 222. Also, the voltage between R7 and the first current terminal of M1 is a second bias value (VBM) provided to thecommon-gate amplifier 222. As shown, the control terminal of M1 is coupled between R5 and R6 to receive VCASM. Also, the control terminal of M2 is coupled between R7 and the first current terminal of M1 to receive VBM. The second current terminal of M2 is coupled to thefirst output node 204 of theattenuator circuit 202. - In the example of
FIG. 2 , thecommon-gate amplifier circuit 212 comprises a third transistor (M3), a fourth transistor (M4), a fifth transistor (M5), and a sixth transistor (M6). As shown, a first current terminal of M3 is coupled to a first output (VOP)node 224 of thecommon-gate amplifier circuit 222, a second current terminal of M3 is coupled to a first current terminal of M4, and a control terminal of M3 is coupled to the offset generation circuit 212 (between the cathode of D1 and R5) to receive VCASP. Also, a second current terminal of M4 is coupled to thefirst output node 204 of theattenuator circuit 202, and the control terminal of M4 is coupled to the offset generation circuit 212 (between R6 and R7) to receive VBP. Meanwhile, a first current terminal of M5 is coupled to a second output (VOM)node 226 of thecommon-gate amplifier circuit 212, a second current terminal of M5 is coupled to a first current terminal of M6, and a control terminal of M5 is coupled to the offset generation circuit 212 (between R5 and R6) to receive VCASM. Also, a second current terminal of M6 is coupled to thesecond output node 206 of theattenuator circuit 202, and a control terminal of M6 is coupled to the offset generation circuit 212 (between R7 and the first current terminal of M1) to receive VBM. - As shown, the
first output node 224 of thecommon-gate amplifier circuit 222 is coupled to an input voltage supply (VDD)node 214 via a resistor (R8) and a blocking diode (D2). Thesecond output node 226 of thecommon-gate amplifier circuit 222 is also coupled to theVDD node 214 via another resistor (R8) and D2. As shown, D2 has its cathode facing R8 and R9, while its anode faces theVDD node 214. In some examples, D2 is replaced by a unidirectional current control circuit. -
FIG. 3 is a schematic diagram of a unidirectional current control circuit 300 (e.g., to replace D2 inFIG. 2 ) in accordance with some examples. As shown, the unidirectionalcurrent control circuit 300 comprises three transistors (M7, M8, and M9). More specifically, a first current terminal of M7 is coupled to an input node 302 (e.g., theinput node 302 is coupled to theVDD node 214 if the unidirectionalcurrent control circuit 300 replaces D2 inFIG. 2 ) and a second current terminal of M7 is coupled to an output node 304 (e.g., theoutput node 304 is coupled to R8 and R9 if the unidirectionalcurrent control circuit 300 replaces D2 inFIG. 2 ). The second current terminal of M7 is also coupled to a second current terminal of M8. Also, a control terminal of M7 is coupled to respective first current terminals of M8 and M9. Also, a second current terminal of M9 is coupled to a control node configured to provide a low signal (TIE_LOW). Meanwhile, the control terminals of M8 and M9 are coupled to another control node configured to provide a high signal (TIE_HIGH). - Returning to
FIG. 2 , if the unidirectionalcurrent control circuit 300 is used instead of D2, the voltage drop across unidirectionalcurrent control circuit 300 is reduced to using D2. In either case, theoutput nodes common-gate amplifier circuit 222 are coupled to the inputs of thecomparator 232. With the wake-up circuit 200 ofFIG. 2 , there are some other advantages compared to other CAN wake-up circuits. Firstly, the wake-up circuit 200 operates using a reduced input supply voltage (e.g., VDD is 2V or less) compared to other CAN wake-up circuits. Also, n-type metal oxide semiconductor (NMOS) transistors are used instead of p-type metal oxide semiconductor (PMOS) transistors, which improves transconductance (gm) performance of thecommon-gate amplifier circuit 222 compared to amplifiers used in other CAN wake-up circuits. Also, the bias signals for thecommon-gate amplifier circuit 222 are derived from the common-mode input signal itself, which maintains amplifier's bias even in the presence of very high (e.g., +/−12V) input common mode voltage movements. - In the example of
FIGS. 2 , R8 and R9 is a referred to supply, which simplifies second stage biasing since the output of the first stage is independent of input common mode variation (e.g., +/−12V). Also, in some examples, the biasing branch used to generate bias signals for thecommon-gate amplifier 222 is combined with the offset branch used to generator offsets signals for the common-gate amplifier 222 (see e.g., the bias and offsetgeneration circuit 212 ofFIG. 2 ), which reduces power consumption. Also, with the offsetgeneration circuit 212, the biasing changes when the common-mode signal changes. Also, with the wake-up circuit 200, thecomparator 232 does not have to support negative values, which reduces complexity compared to other CAN wake-up circuits. -
FIG. 4 is a schematic diagram of a bias current circuit 400 (an example of the biascurrent source 216 inFIG. 2 ) related to a wake-up circuit (e.g., the wake-up circuit 202 ofFIG. 2 ) of a CAN transceiver (e.g., theCAN transceiver 102 ofFIG. 1 ) in accordance with some examples. In the example ofFIG. 4 , the biascurrent circuit 400 is a bandgap voltage reference circuit. In operation, the biascurrent circuit 400, provides an offset current for the offset branch of an offset generation circuit (e.g., the offsetgeneration circuit 212 inFIG. 2 ) and provides a bias current to a comparator (e.g., to thecomparator 232 inFIG. 2 ). - As shown, the
bias reference circuit 400 includes a proportional-to-absolute-temperature (PTAT)circuit 422, a complementary-to-absolute-temperature (CTAT)circuit 412, and acombine circuit 402. In the example ofFIG. 4 , thePTAT circuit 422 includes an input voltage supply (VDD)node 404. ThePTAT circuit 422 also includes first and second metal oxide semiconductor (MOS) transistors (M17 and M18) with respective control terminals coupled together and with respective first current terminals coupled to theVDD node 404. ThePTAT circuit 422 also includes bipolar transistors (M19 and M20) with respective control terminals coupled together. ThePTAT circuit 422 also includes anoutput node 424 coupled to the control terminals of M17 and M18 and coupled to a first current terminal of M20. As shown, the control terminal of M19 is coupled to a second current terminal of M17 via a resistor (R11) and is coupled to a first current terminal of M19. Also, a second current terminal of M19 is coupled to aground node 406. Also, a second current terminal of M20 is coupled to theground node 406 via a resistor (R12). In operation, thePTAT circuit 422 generates a current (AVBE/R12), which is a PTAT current. The PTAT current is then mirrored to M18, which creates an equivalent bias voltage VP_PTAT. - In the example of
FIG. 4 , the CTAT circuit 414 includes MOS transistors (M12, M13, M14) having respective first current terminals coupled to theVDD node 404. The CTAT circuit 414 also includes a bipolar transistor (M15) having a first current terminal coupled to a second current terminal of M13. The CTAT circuit 414 also includes another MOS transistor (M16) having a control terminal coupled to a second current terminal of M13 and coupled to the first current terminal of M15. The CTAT circuit 414 also includes anoutput node 418 coupled to the control node of M14 and to the second current terminal of M14. As shown, a control terminal of M13 is coupled to theoutput node 424 of thePTAT circuit 422. Also, a first current terminal of M16 is coupled to a second current terminal of M14. Also, a second current terminal of M16 is coupled to theground node 406. Also, a second current terminal of M12 is coupled to a control terminal of M15 and is coupled to theground node 406 via a resistor (R10). Also, a second current terminal of M15 is coupled theground node 406. In operation, the CTAT circuit 414 provides a current (VBE/R10), which is of CTAT nature. As the CTAT circuit 414 works at very low supply voltage (e.g., <2V), a feedback scheme involving M16 and M14 is employed. - In the example of
FIG. 4 , thecombine circuit 402 comprises MOS transistors (M10 and M11) having respective first current terminals coupled to theVDD node 404. The second current terminals of M10 and M11 are coupled to a bandgap reference current (I_BG)node 408. As shown, a control terminal of M10 is coupled to theoutput node 424 of thePTAT circuit 422. Meanwhile, a control terminal of M11 is coupled to theoutput node 418 of theCTAT circuit 412. The bandgap referencecurrent node 408 is the output of thecombine circuit 402 and the biascurrent circuit 400. In operation, the PTAT and CTAT currents are combined to generate a constant reference current (I_BG) across temperature, which is used as the offset current in an offset generation circuit (e.g., the offsetgeneration circuit 212 inFIG. 2 ) and as the bias current for a wake-up comparator (e.g., thecomparator 232 inFIG. 2 ). The biascurrent circuit 400 is configured to operate using a reduced input supply voltage (e.g., VDD is 2V or less) and reduced current levels (e.g., 10pA or less) compared to other CAN wake-up circuits. -
FIG. 5 is a schematic diagram of aUVLO circuit 500 related to a wake-up circuit (e.g., the wake-up circuit 202 ofFIG. 2 ) of a CAN transceiver (e.g., theCAN transceiver 102 ofFIG. 1 ) in accordance with some examples. In the example ofFIG. 5 , theUVLO circuit 500 includes an input supply voltage (VDD)node 502. TheUVLO circuit 500 also includes acomparator 506 with a firstinput power terminal 508 coupled to theVDD node 502 and with a secondinput power terminal 509 coupled to aground node 504. TheUVLO circuit 500 also includes transistors (M21 and M22) having respective first current terminals coupled to theVDD node 502. TheUVLO circuit 500 also additional transistors (M23 and M24). As shown, a first current terminal of M23 is coupled to a second current terminal of M21, a control terminal of M22, and afirst input terminal 512 of thecomparator 506. A first current terminal of M24 is coupled to a second current terminal of M22, a control terminal of M21, and asecond input terminal 514 of thecomparator 506. Also, a control terminal of M24 is coupled to a bias current source (e.g., the biascurrent source 216 inFIG. 2 ) or a bias current circuit (e.g., the biascurrent circuit 400 inFIG. 4 ) to receive VBG. In some examples, the control terminal of M24 is coupled to a drain terminal of M17 in the PTATcurrent generation circuit 422. - In the example of
FIG. 5 , theUVLO circuit 500 also includes a voltage divider formed by resistors (R13 and R14) in series between theVDD node 502 and theground node 504. As shown, the control terminal of M23 is coupled to aninternal node 516 of the voltage divider. Also, theUVLO circuit 500 includes a resistor (R15) coupled between a second current terminal of M23 and a bias current source 518 (e.g., the biascurrent source 216 inFIG. 2 , or the biascurrent circuit 400 inFIG. 4 ) configured to provide a bias current (I_BIAS). TheUVLO circuit 500 also includes a resistor (R16) coupled between a second current terminal of M24 and thecurrent source 518. As shown, there is a switch (S1) across R16, where the control signal for the switch is provided by the output of thecomparator 506. In operation, theUVLO circuit 500 is configured to operate using a reduced input supply voltage (e.g., VDD is 2V or less) compared to other CAN wake-up circuits. If VDD drops below a threshold, thecomparator 506 outputs a low signal (VDD_GOOD is low) to indicate an under-voltage condition for VDD. Otherwise, the output of thecomparator 506 is high (VDD_GOOD is high) to indicate VDD is at an acceptable level. In response to VDD_GOOD being low, a wake-up circuit (e.g., the wake-up circuit 102 ofFIG. 1 , or the wake-up circuit 202 ofFIG. 2 ) stays in a powered down state. - In this description, the term “couple” or “couples” means either an indirect or direct wired or wireless connection. Thus, if a first device couples to a second device, that connection may be through a direct connection or through an indirect connection via other devices and connections. The recitation “based on” means “based at least in part on.” Therefore, if X is based on Y, X may be a function of Y and any number of other factors.
- Modifications are possible in the described embodiments, and other embodiments are possible, within the scope of the claims.
Claims (22)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IN201941006690 | 2019-02-20 | ||
IN201941006690 | 2019-02-20 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200267018A1 true US20200267018A1 (en) | 2020-08-20 |
US10771280B1 US10771280B1 (en) | 2020-09-08 |
Family
ID=72042415
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/538,975 Active US10771280B1 (en) | 2019-02-20 | 2019-08-13 | Low-power wake-up circuit for controller area network (CAN) transceiver |
Country Status (1)
Country | Link |
---|---|
US (1) | US10771280B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11422962B2 (en) * | 2019-12-09 | 2022-08-23 | Thales Canada Inc. | Method and system for high integrity can bus traffic supervision in safety critical application |
WO2022246645A1 (en) * | 2021-05-25 | 2022-12-01 | 华为技术有限公司 | Sending circuit of controller area network (can) transceiver and can transceiver |
US11520600B2 (en) * | 2020-01-17 | 2022-12-06 | Nxp B.V. | Controller area network transceiver and controller |
US20230029559A1 (en) * | 2021-07-27 | 2023-02-02 | Texas Instruments Incorporated | Output regulated boost converter |
US11764995B2 (en) | 2021-06-03 | 2023-09-19 | Nxp B.V. | Transceiver device |
EP4307256A4 (en) * | 2021-11-23 | 2024-07-31 | Lg Energy Solution Ltd | Vehicle diagnostic device for electric vehicle |
US12079086B2 (en) | 2021-06-03 | 2024-09-03 | Nxp B.V. | Transceiver device |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6094105A (en) * | 1998-05-29 | 2000-07-25 | Intel Corporation | Oscillator with digital frequency control |
US6639472B2 (en) * | 2002-03-26 | 2003-10-28 | Intel Corporation | High bandwidth, low power, single stage cascode transimpedance amplifier for short haul optical links |
US6703900B2 (en) * | 2002-06-05 | 2004-03-09 | Texas Instruments Incorporated | Fast, stable overload recovery circuit and method |
US6882224B1 (en) * | 2003-04-03 | 2005-04-19 | Xilinx, Inc. | Self-biasing for common gate amplifier |
WO2005109776A1 (en) * | 2004-05-11 | 2005-11-17 | Koninklijke Philips Electronics N. V. | Circuit arrangement and method of operating such circuit arrangement |
US7567105B2 (en) * | 2004-12-28 | 2009-07-28 | Texas Instruments Incorporated | High speed controller area network receiver having improved EMI immunity |
US7183793B2 (en) * | 2005-01-28 | 2007-02-27 | Texas Instruments Incorporated | Systems and methods for reducing electromagnetic emissions from a controller area network transceiver |
US7292087B2 (en) * | 2005-03-15 | 2007-11-06 | Apex Microtechnology Corporation | Power supplies for driving H-bridges |
US8269478B2 (en) * | 2008-06-10 | 2012-09-18 | Analog Devices, Inc. | Two-terminal voltage regulator with current-balancing current mirror |
KR101162337B1 (en) * | 2008-12-16 | 2012-07-05 | 한국전자통신연구원 | Signal converter for wireless communication and receiving apparatus |
WO2014152402A2 (en) * | 2013-03-15 | 2014-09-25 | Hae-Seung Lee | Buffer amplifier circuit |
US9377805B2 (en) * | 2013-10-16 | 2016-06-28 | Advanced Micro Devices, Inc. | Programmable bandgap reference voltage |
KR101526413B1 (en) * | 2014-01-10 | 2015-06-05 | 현대자동차 주식회사 | Transceiver ic and operationg mwethod thereof |
KR101715446B1 (en) * | 2014-06-11 | 2017-03-14 | 이화여자대학교 산학협력단 | Differential Trans-Impedance Amplifier |
WO2017023294A1 (en) * | 2015-08-03 | 2017-02-09 | Halliburton Energy Services, Inc. | Digital excitation signal generator for downhole logging tools |
US10177713B1 (en) * | 2016-03-07 | 2019-01-08 | Ali Tasdighi Far | Ultra low power high-performance amplifier |
US10931244B2 (en) * | 2018-06-26 | 2021-02-23 | Efficient Power Conversion Corporation | Common gate amplifier with high isolation from output to input |
US11289903B2 (en) * | 2018-10-04 | 2022-03-29 | Texas Instruments Incorporated | Suppressing overvoltage transients in a serial interface |
-
2019
- 2019-08-13 US US16/538,975 patent/US10771280B1/en active Active
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11422962B2 (en) * | 2019-12-09 | 2022-08-23 | Thales Canada Inc. | Method and system for high integrity can bus traffic supervision in safety critical application |
US11520600B2 (en) * | 2020-01-17 | 2022-12-06 | Nxp B.V. | Controller area network transceiver and controller |
WO2022246645A1 (en) * | 2021-05-25 | 2022-12-01 | 华为技术有限公司 | Sending circuit of controller area network (can) transceiver and can transceiver |
US11764995B2 (en) | 2021-06-03 | 2023-09-19 | Nxp B.V. | Transceiver device |
US12079086B2 (en) | 2021-06-03 | 2024-09-03 | Nxp B.V. | Transceiver device |
US20230029559A1 (en) * | 2021-07-27 | 2023-02-02 | Texas Instruments Incorporated | Output regulated boost converter |
EP4307256A4 (en) * | 2021-11-23 | 2024-07-31 | Lg Energy Solution Ltd | Vehicle diagnostic device for electric vehicle |
Also Published As
Publication number | Publication date |
---|---|
US10771280B1 (en) | 2020-09-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10771280B1 (en) | Low-power wake-up circuit for controller area network (CAN) transceiver | |
US7135842B2 (en) | Voltage regulator having improved IR drop | |
KR101071799B1 (en) | Constant voltage circuit and method of controlling output voltage of constant voltage circuit | |
EP2952996B1 (en) | A current sink stage for LDO | |
CN111711172B (en) | Undervoltage protection circuit with ultralow power consumption | |
CN106385100B (en) | LDO circuit | |
US10444780B1 (en) | Regulation/bypass automation for LDO with multiple supply voltages | |
US10790806B2 (en) | Power-on reset circuit | |
CN114326906B (en) | Band gap reference circuit | |
EP3763010B1 (en) | Circuit providing reverse current protection for high-side driver | |
CN101140301A (en) | Zero waiting current accurate excess voltage comparators | |
US6310467B1 (en) | LDO regulator with thermal shutdown system and method | |
US7042280B1 (en) | Over-current protection circuit | |
US7642840B2 (en) | Reference voltage generator circuit | |
JPH04332876A (en) | Operation state detection circuit | |
CN104198783A (en) | Power detection circuit with temperature compensation characteristic and powered device | |
US6842321B2 (en) | Supply independent low quiescent current undervoltage lockout circuit | |
CN113726530B (en) | Ethernet power supply system | |
US10444777B2 (en) | Reverse-current-prevention circuit and power supply circuit | |
US7129683B2 (en) | Voltage regulator with a current mirror for partial current decoupling | |
US7268593B1 (en) | Apparatus and method for single pin current-programmable multi-function/multi-purpose selector | |
US11705902B2 (en) | Supply voltage detecting circuit and circuit system using the same | |
CN116225115A (en) | Undervoltage protection circuit | |
CN108776501B (en) | Multiplexing circuit of LDO and POR | |
CN114257070A (en) | Hot plug protection device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GUPTA, LOKESH KUMAR;BOTHRA, BASANT;REEL/FRAME:050035/0259 Effective date: 20190813 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |