US20200266159A9 - Method of making a stacked inductor-electronic package - Google Patents

Method of making a stacked inductor-electronic package Download PDF

Info

Publication number
US20200266159A9
US20200266159A9 US15/453,889 US201715453889A US2020266159A9 US 20200266159 A9 US20200266159 A9 US 20200266159A9 US 201715453889 A US201715453889 A US 201715453889A US 2020266159 A9 US2020266159 A9 US 2020266159A9
Authority
US
United States
Prior art keywords
inductor
module
inductors
modules
attaching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US15/453,889
Other versions
US20170179048A1 (en
Inventor
Zaki Moussaoui
Nikhil Vishwanath Kelkar
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intersil Americas LLC
Original Assignee
Intersil Americas LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intersil Americas LLC filed Critical Intersil Americas LLC
Priority to US15/453,889 priority Critical patent/US20200266159A9/en
Assigned to INTERSIL AMERICAS INC. reassignment INTERSIL AMERICAS INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KELKAR, NIKHIL VISHWANATH, MOUSSAOUI, ZAKI
Assigned to Intersil Americas LLC reassignment Intersil Americas LLC CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: INTERSIL AMERICAS INC.
Publication of US20170179048A1 publication Critical patent/US20170179048A1/en
Publication of US20200266159A9 publication Critical patent/US20200266159A9/en
Granted legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/645Inductive arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • H01L23/3675Cooling facilitated by shape of device characterised by the shape of the housing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481Internal lead connections, e.g. via connections, feedthrough structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49517Additional leads
    • H01L23/49531Additional leads the additional leads being a wiring board
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49548Cross section geometry
    • H01L23/49551Cross section geometry characterised by bent parts
    • H01L23/49555Cross section geometry characterised by bent parts the bent parts being the outer leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49575Assemblies of semiconductor devices on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/165Containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3447Lead-in-hole components
    • H05K3/3484
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457Solder materials or compositions; Methods of application thereof
    • H05K3/3485Applying solder paste, slurry or powder
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3494Heating methods for reflowing of solder
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • H01L2924/143Digital devices
    • H01L2924/1433Application-specific integrated circuit [ASIC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19042Component type being an inductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19043Component type being a resistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19102Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19105Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/4902Electromagnet, transformer or inductor

Definitions

  • An embodiment of provides a combination design of packaging and assembly that improves upon the conventional art by providing a better form factor, flexibility in selection of the inductor by the user, and a better heat dissipation mechanism for the heat generated by the inductor.
  • An embodiment of a circuit includes a circuit module and an inductor disposed over and electrically coupled to the module.
  • the circuit module may be a power-supply module, and the power-supply module and inductor may together form part or all of a power supply. Disposing the inductor over the module may reduce the area occupied by the circuit as compared to a circuit where the inductor is disposed adjacent to the module, or as compared to a circuit where the inductor is disposed in the module adjacent to other components of the module. Furthermore, disposing the inductor outside of the module may allow one to install or replace the inductor.
  • FIG. 1 illustrates a package for a power supply module
  • FIG. 2 illustrates an embodiment of a stacked inductor-package assembly
  • FIG. 3 illustrates an embodiment of a computer system in which an embodiment of a stacked inductor-package assembly may be implemented
  • FIG. 4 illustrates an embodiment of a technique for stacking an inductor with a package
  • FIG. 5 illustrates another embodiment of a technique for stacking an inductor with a package
  • FIG. 6 illustrates an embodiment of a technique for fabricating a stacked inductor-package assembly
  • FIG. 7 illustrates another embodiment of a technique for fabricating a stacked inductor-package assembly
  • FIG. 8 illustrates a flow diagram of an embodiment of a technique for fabricating one or more stacked inductor-package assemblies.
  • FIG. 1 illustrates an embodiment of a power-supply module 98 , which includes a package 100 , a printed circuit board (PCB) 102 , an integrated circuit chip (IC) 104 , a resistor R, a capacitor C, at least one field effect transistor 106 , electrical contacts or traces that extrude externally from the package and form package leads (or pins) 108 , and the choke, i.e., inductor, 110 .
  • the package body 100 is formed from encapsulating material 112 , which also fills the empty spaces between the components 102 , 104 , 106 , 108 , 110 , R and C.
  • the inductor 110 is designed to block (i.e., have a high reactance to) a particular frequency in an electrical circuit while passing signals of much lower frequency, e.g., or direct current. That is, the inductor 110 may be used to block alternating current (AC) while passing DC.
  • the encapsulating material 112 may include ceramic, plastic, epoxy or other insulation material.
  • FIG. 2 illustrates an embodiment of a stacked inductor-package assembly 200 .
  • the assembly 200 includes at least one inductor 204 stacked on top of, and external to, a module (e.g., a power-supply module) 206 .
  • the inductor 204 may include a choke inductor, a coupled inductor, or other type of inductor.
  • the inductor 204 is external to the module 206 and is electrically and mechanically coupled to the module 206 by way of the external leads 202 of the module.
  • a potential advantage of an embodiment of the assembly 200 is that it may allow the user/customer of the module 206 to select the type of inductor 204 , and, therefore, may provide for flexible application of the module.
  • Coupled inductors include two or more magnetically coupled inductors, for example, as in a transformer, wherein a change in current in one inductor induces a voltage across (and perhaps a current through) another magnetically coupled inductor.
  • a customer may select one or more uncoupled inductors (e.g., an inductor with a magnetic core or with an air core that is not magnetically coupled to another inductor) as the at least one inductor 204 for controllably and periodically storing and releasing energy.
  • one or more uncoupled inductors e.g., an inductor with a magnetic core or with an air core that is not magnetically coupled to another inductor
  • a customer may select one or more choke inductors as the at least one inductor 204 .
  • an embodiment of the stacked inductor-package assembly 200 of FIG. 2 may provide an advantage over the module 98 of FIG. 1 , in which the inductor is selected before it is encapsulated in the package 100 .
  • Another potential advantage of an embodiment of the stacked inductor-package assembly 200 of FIG. 2 is that because the at least one inductor 204 is stacked on top of the module 206 , and is outside of the module 206 , there may be better dissipation of the heat generated by the inductor 204 .
  • the open area above the inductor 204 allows the heat generated by the inductor to escape; a heat sink may be mounted on top of the inductor to further facilitate cooling of the inductor 204 .
  • Inductors may heat up during operation; in fact, inductors may be one of the largest heat sources in electrical circuits, and if the temperature of an inductor becomes too high, the inductor may malfunction, or cause other components of the circuit to malfunction. Heat sinks or cooling fans may be used to dissipate the heat. But it may be said that an embodiments of the module 206 provides for a natural heat sink by locating the inductor 204 outside the module 206 .
  • the space vacated by the inductor 204 inside the module 206 may be used for implementing additional circuitry and functionality.
  • a multi-phase power-supply-module may be implemented inside the module 206 without increasing the size of the module (relative to the module prior to the removal of the inductor from within the module package).
  • a multi-phase solution provides multiple current output signals (that are combined to produce a single regulated output voltage) differing in their phases, generally by 360°/(# of phases).
  • a multi-phase solution may require additional circuitry compared to a single-phase solution.
  • the assembly 200 may form multiple power supplies that generate multiple regulated output voltages for powering multiple devices.
  • the package 206 may provide mechanical protection and stability for the components 102 , 104 , 106 , 112 , 202 , R and C, and electrical interconnectivity among the components 102 , 104 , 106 , 112 , 202 , R and C.
  • the module 206 may be a direct current (DC)-to-DC converter module, which is an electronic circuit that converts a source of DC from one voltage level to another.
  • DC-to-DC converters may be used in portable electronic devices such as cellular phones and laptop computers, which may be supplied with DC power from batteries.
  • the module 206 may also be implemented in a Point of Load (PoL) module, which provides an appropriate supply voltage to a processor, for example, a microprocessor, a digital signal processor (DSP) or an application specific integrated circuit (ASIC).
  • PoL Point of Load
  • DSP digital signal processor
  • ASIC application specific integrated circuit
  • FIG. 3 illustrates an embodiment of a computer system 300 in which an embodiment of the stacked inductor-electronic package assembly 200 of FIG. 2 may be implemented.
  • the computer system 300 may include a laptop computer, a desktop computer, or a smart cellular phone such as an iPhone®) or a Blackberry®.
  • the computer system 300 may include a PoL power supply 310 in which the stacked inductor-electronic package assembly 200 may be implemented.
  • the power supply 310 may provide power to one or more of a memory 302 , a microprocessor 304 , a digital signal processor 306 , a graphics processor 308 , and a display 312 .
  • the PoL power supply 310 may provide different input voltages to one or more of the various components 302 , 304 , 306 , 308 and 312 .
  • the at least one inductor 204 of FIG. 2 may be attached on top of the module 206 by using one or more embodiments of various manufacturing techniques.
  • the electronic package leads 402 are bent during the trim and form operation in reverse J-bend formations on top of a package 406 of a module 400 such as a power-supply module.
  • One or multiple leads 402 may be formed on the opposing sides of the top surface of the package 406 .
  • the bent leads 402 provide a solder attach area for the terminals (or solder pads) of the inductor 204 . This technique may be referred to as a surface mounting type technique.
  • VIA stands for “Vertical Interconnect Access,” which is a vertical electrical connection between different layers of conductors inside the package 506 .
  • a VIA opening begins at the top surface of the package 506 and runs down to the traces inside the package 506 .
  • VIAs may be pads with plated holes that provide electrical connections between copper traces on different layers of the module 500 including, for example, the different layers of a PCB such as the PCB 102 of FIG. 1 .
  • the VIA holes 544 and 548 may be made conductive by electroplating, or may be filled with annular rings or small rivets (not shown in FIG. 5 ).
  • the leads 532 and 534 may also be made from conducting material, thereby electrically and physically connecting the inductor 504 with the module 500 .
  • the holes 544 and 548 may be referred to as blind VIAs because they are exposed only on one side (top) of the package 506 .
  • the blind holes 544 and 548 may be created in the package body 506 during fabrication by using mold pins.
  • the technique illustrated in FIG. 5 may be referred to as an insertion type technique.
  • the blind holes 544 and 548 are filled with conductive solder paste by using the reflow process.
  • the reflow process refers to heating and melting the solder to cause it to bond with other components.
  • the reflow process is used to fill the VIA holes 544 and 548 with solder.
  • the inductor includes bonding pads and is surface mounted to the package 506 by way of the solder filled holes 544 and 548 .
  • the reflow process is run again to attach the bonding pads of the inductor to the solder at the top of the holes 544 and 548 .
  • techniques such as solder dispensing, screen printing and solder dotting can be used to apply the solder to the leads and the holes.
  • FIG. 6 illustrates an embodiment of a batch 600 of four modules 606 .
  • the four modules 606 are shown for illustration purposes and a batch 600 may include various numbers of modules.
  • the batch 600 of modules 606 may be fabricated in a die and during fabrication each module 606 is attached to electrical conductor material such as gold or silicon, which extrudes externally from the module 606 .
  • the conductor material 610 may also interconnect the modules 606 of the batch during a portion of the fabrication process.
  • the conductor material 610 on all sides of each module 606 is cut (or trimmed) into strips of various dimensions and forms, depending on the requirements of the module.
  • the conductor material 610 is trimmed into strips on two sides of each module 606 in a manner that allows the strips on the two sides to be bent to form reverse J-bend leads on top of the module 606 .
  • Embodiments of various techniques including sawing, dicing, and laser cutting may be used during the trim and form operation. Following the formation of the strips, the strips may be bent to form the two reverse J contacts on the top of the module 606 .
  • a batch of inductors is fabricated to be assembled with a batch of electronic modules such as power-supply modules.
  • a batch 704 of five inductors I 1 -I 5 (each “inductor” may include one or more inductors) may be attached on top of a batch 706 of five electronic modules P 1 -P 5 by using an embodiment the techniques described above in conjunction with FIGS. 4-5 .
  • the inductors I 1 -I 5 and the modules P 1 -P 5 may be made at different facilities by different manufacturers.
  • the batch 704 may be referred to as a panel; likewise, because the modules P 1 -P 5 may be coupled together during fabrication, the batch 706 may also be referred to as a panel.
  • An embodiment of the technique illustrated in FIG. 7 may be referred to as a “chocolate bar” assembly technique because the panels 704 and 706 resemble chocolate bars in that they include five interconnected pieces, e.g., identical inductors I 1 -I 5 , and five interconnected pieces, e.g., identical modules P 1 -P 5 , respectively.
  • the attachments between the inductors I 1 -I 5 and the attachments between the modules P 1 -P 5 may be removed after the inductors I 1 -I 5 are attached to the modules P 1 -P 5 .
  • Individual stacked inductor-package assemblies 200 may be made by detaching the inductors I 1 -I 5 from each other and the modules P 1 -P 5 from each other after the inductor panel 704 and the module panel 706 have been assembled together.
  • FIG. 8 illustrates an exemplary high level flow diagram 800 illustrating an embodiment for fabricating stacked inductor-package assemblies such as an embodiment of the stacked inductor-package assembly 200 of FIG. 2 .
  • a module designer determines if the module space vacated by the inductor of, e.g., FIG. 1 may be used for adding circuitry/functionality to the module, or if it is better to reduce the size of the module.
  • the module designer then designs the module by determining the structure, function, and application for the module.
  • the module designer determines the various types of inductors that may be suitable for the module.
  • the module designer selects a technique for securing the inductor to the module, such techniques including, e.g., surface mounting ( FIG. 4 ), insertion ( FIG. 5 ), or some other technique.
  • a technique for securing the inductor to the module such techniques including, e.g., surface mounting ( FIG. 4 ), insertion ( FIG. 5 ), or some other technique.
  • a factor that might affect this determination is the type of inductor the user-customer may prefer to use and the securing means the user-customer may prefer.
  • a module panel including a batch of modules attached to each other is fabricated without including the inductors.
  • an inductor panel including a batch of inductors attached to each other is fabricated.
  • the inductor panel is attached to the top of the module panel.
  • the inductors are detached from each other and the modules are detached from each other to create individual stacked inductor-package assemblies.
  • a potential advantage of an embodiment is that an inductor and a corresponding module may be detachable from each other post-assembly. Therefore, if the inductor or the module fails in the field, it can be replaced with another inductor or module. Thus, the assembly may be repaired and the entire assembly need not be replaced if there is a failure of the inductor or the module, but not of both the inductor and the module.

Abstract

An embodiment of a circuit includes a circuit module and an inductor disposed over and electrically coupled to the module. Disposing the inductor over the module may reduce the area occupied by the circuit as compared to a circuit where the inductor is disposed adjacent to the module, or to a circuit where the inductor is disposed in the module adjacent to other components of the module. Furthermore, disposing the inductor outside of the module may allow one to install or replace the inductor.

Description

    CLAIM OF PRIORITY
  • The present application is a divisional of U.S. patent application Ser. No. 12/962,053, filed on Dec. 10, 2010, which claims the benefit of U.S. Provisional Patent Application Ser. No. 61/267,117 filed on Dec. 7, 2009; both of which applications are incorporated herein by reference in their entirety.
  • TECHNICAL FIELD
  • An embodiment of provides a combination design of packaging and assembly that improves upon the conventional art by providing a better form factor, flexibility in selection of the inductor by the user, and a better heat dissipation mechanism for the heat generated by the inductor.
  • SUMMARY
  • An embodiment of a circuit includes a circuit module and an inductor disposed over and electrically coupled to the module. For example, the circuit module may be a power-supply module, and the power-supply module and inductor may together form part or all of a power supply. Disposing the inductor over the module may reduce the area occupied by the circuit as compared to a circuit where the inductor is disposed adjacent to the module, or as compared to a circuit where the inductor is disposed in the module adjacent to other components of the module. Furthermore, disposing the inductor outside of the module may allow one to install or replace the inductor.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 illustrates a package for a power supply module;
  • FIG. 2 illustrates an embodiment of a stacked inductor-package assembly;
  • FIG. 3 illustrates an embodiment of a computer system in which an embodiment of a stacked inductor-package assembly may be implemented;
  • FIG. 4 illustrates an embodiment of a technique for stacking an inductor with a package;
  • FIG. 5 illustrates another embodiment of a technique for stacking an inductor with a package;
  • FIG. 6 illustrates an embodiment of a technique for fabricating a stacked inductor-package assembly;
  • FIG. 7 illustrates another embodiment of a technique for fabricating a stacked inductor-package assembly; and
  • FIG. 8 illustrates a flow diagram of an embodiment of a technique for fabricating one or more stacked inductor-package assemblies.
  • DETAILED DESCRIPTION
  • One or more embodiments are described with reference to the drawings, wherein like reference numerals are used to refer to like elements throughout. In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the one or more embodiments. It may be evident, however, that one or more embodiments may be practiced without these specific details. In other instances, well-known structures and devices are shown in block diagram form in order to facilitate describing one or more embodiments.
  • FIG. 1 illustrates an embodiment of a power-supply module 98, which includes a package 100, a printed circuit board (PCB) 102, an integrated circuit chip (IC) 104, a resistor R, a capacitor C, at least one field effect transistor 106, electrical contacts or traces that extrude externally from the package and form package leads (or pins) 108, and the choke, i.e., inductor, 110. The package body 100 is formed from encapsulating material 112, which also fills the empty spaces between the components 102, 104, 106, 108, 110, R and C. The inductor 110 is designed to block (i.e., have a high reactance to) a particular frequency in an electrical circuit while passing signals of much lower frequency, e.g., or direct current. That is, the inductor 110 may be used to block alternating current (AC) while passing DC. Furthermore, the encapsulating material 112 may include ceramic, plastic, epoxy or other insulation material.
  • FIG. 2 illustrates an embodiment of a stacked inductor-package assembly 200. The assembly 200 includes at least one inductor 204 stacked on top of, and external to, a module (e.g., a power-supply module) 206. The inductor 204 may include a choke inductor, a coupled inductor, or other type of inductor. The inductor 204 is external to the module 206 and is electrically and mechanically coupled to the module 206 by way of the external leads 202 of the module. A potential advantage of an embodiment of the assembly 200 is that it may allow the user/customer of the module 206 to select the type of inductor 204, and, therefore, may provide for flexible application of the module.
  • For example, a customer may select coupled inductors as the at least one inductor 204. Coupled inductors include two or more magnetically coupled inductors, for example, as in a transformer, wherein a change in current in one inductor induces a voltage across (and perhaps a current through) another magnetically coupled inductor.
  • In another example, a customer may select one or more uncoupled inductors (e.g., an inductor with a magnetic core or with an air core that is not magnetically coupled to another inductor) as the at least one inductor 204 for controllably and periodically storing and releasing energy.
  • In yet another example, a customer may select one or more choke inductors as the at least one inductor 204.
  • Thus, an embodiment of the stacked inductor-package assembly 200 of FIG. 2 may provide an advantage over the module 98 of FIG. 1, in which the inductor is selected before it is encapsulated in the package 100. Another potential advantage of an embodiment of the stacked inductor-package assembly 200 of FIG. 2 is that because the at least one inductor 204 is stacked on top of the module 206, and is outside of the module 206, there may be better dissipation of the heat generated by the inductor 204. The open area above the inductor 204 allows the heat generated by the inductor to escape; a heat sink may be mounted on top of the inductor to further facilitate cooling of the inductor 204. Inductors may heat up during operation; in fact, inductors may be one of the largest heat sources in electrical circuits, and if the temperature of an inductor becomes too high, the inductor may malfunction, or cause other components of the circuit to malfunction. Heat sinks or cooling fans may be used to dissipate the heat. But it may be said that an embodiments of the module 206 provides for a natural heat sink by locating the inductor 204 outside the module 206.
  • Another potential advantage of an embodiment of the module 200 is that the space vacated by the inductor 204 inside the module 206 may be used for implementing additional circuitry and functionality. For example, a multi-phase power-supply-module may be implemented inside the module 206 without increasing the size of the module (relative to the module prior to the removal of the inductor from within the module package). A multi-phase solution provides multiple current output signals (that are combined to produce a single regulated output voltage) differing in their phases, generally by 360°/(# of phases). A multi-phase solution may require additional circuitry compared to a single-phase solution. Or, the assembly 200 may form multiple power supplies that generate multiple regulated output voltages for powering multiple devices.
  • The package 206 may provide mechanical protection and stability for the components 102, 104, 106, 112, 202, R and C, and electrical interconnectivity among the components 102, 104, 106, 112, 202, R and C. The module 206 may be a direct current (DC)-to-DC converter module, which is an electronic circuit that converts a source of DC from one voltage level to another. DC-to-DC converters may be used in portable electronic devices such as cellular phones and laptop computers, which may be supplied with DC power from batteries. The module 206 may also be implemented in a Point of Load (PoL) module, which provides an appropriate supply voltage to a processor, for example, a microprocessor, a digital signal processor (DSP) or an application specific integrated circuit (ASIC). A PoL allows processors and other components with different supply voltages to be mounted on the same motherboard.
  • FIG. 3 illustrates an embodiment of a computer system 300 in which an embodiment of the stacked inductor-electronic package assembly 200 of FIG. 2 may be implemented. The computer system 300 may include a laptop computer, a desktop computer, or a smart cellular phone such as an iPhone®) or a Blackberry®. The computer system 300 may include a PoL power supply 310 in which the stacked inductor-electronic package assembly 200 may be implemented. The power supply 310 may provide power to one or more of a memory 302, a microprocessor 304, a digital signal processor 306, a graphics processor 308, and a display 312. The PoL power supply 310 may provide different input voltages to one or more of the various components 302, 304, 306, 308 and 312.
  • Referring to FIG. 4, the at least one inductor 204 of FIG. 2 may be attached on top of the module 206 by using one or more embodiments of various manufacturing techniques. In an embodiment, as illustrated in FIG. 4, the electronic package leads 402 are bent during the trim and form operation in reverse J-bend formations on top of a package 406 of a module 400 such as a power-supply module. One or multiple leads 402 may be formed on the opposing sides of the top surface of the package 406. The bent leads 402 provide a solder attach area for the terminals (or solder pads) of the inductor 204. This technique may be referred to as a surface mounting type technique.
  • In another embodiment as illustrated in FIG. 5, at least on inductor 504 is secured to a package 506 of a module 500 by inserting leads (or pins) 532 and 534 of the inductor 504 into the respective VIA holes 544 and 548. VIA stands for “Vertical Interconnect Access,” which is a vertical electrical connection between different layers of conductors inside the package 506. A VIA opening begins at the top surface of the package 506 and runs down to the traces inside the package 506. VIAs may be pads with plated holes that provide electrical connections between copper traces on different layers of the module 500 including, for example, the different layers of a PCB such as the PCB 102 of FIG. 1. The VIA holes 544 and 548 may be made conductive by electroplating, or may be filled with annular rings or small rivets (not shown in FIG. 5). The leads 532 and 534 may also be made from conducting material, thereby electrically and physically connecting the inductor 504 with the module 500. The holes 544 and 548 may be referred to as blind VIAs because they are exposed only on one side (top) of the package 506. The blind holes 544 and 548 may be created in the package body 506 during fabrication by using mold pins. The technique illustrated in FIG. 5 may be referred to as an insertion type technique.
  • In yet another embodiment of the present invention, the blind holes 544 and 548 are filled with conductive solder paste by using the reflow process. The reflow process refers to heating and melting the solder to cause it to bond with other components. In this technique, the reflow process is used to fill the VIA holes 544 and 548 with solder. In this technique, the inductor includes bonding pads and is surface mounted to the package 506 by way of the solder filled holes 544 and 548. The reflow process is run again to attach the bonding pads of the inductor to the solder at the top of the holes 544 and 548. In the above embodiments, techniques such as solder dispensing, screen printing and solder dotting can be used to apply the solder to the leads and the holes.
  • Referring to FIG. 6, electronic modules such as power-supply modules may be mass produced in factories, and may be produced in batches. FIG. 6 illustrates an embodiment of a batch 600 of four modules 606. The four modules 606 are shown for illustration purposes and a batch 600 may include various numbers of modules. The batch 600 of modules 606 may be fabricated in a die and during fabrication each module 606 is attached to electrical conductor material such as gold or silicon, which extrudes externally from the module 606. The conductor material 610 may also interconnect the modules 606 of the batch during a portion of the fabrication process.
  • During an embodiment of the trim and form process, the conductor material 610 on all sides of each module 606 is cut (or trimmed) into strips of various dimensions and forms, depending on the requirements of the module. In an embodiment, during the trim and form operation, the conductor material 610 is trimmed into strips on two sides of each module 606 in a manner that allows the strips on the two sides to be bent to form reverse J-bend leads on top of the module 606. Embodiments of various techniques including sawing, dicing, and laser cutting may be used during the trim and form operation. Following the formation of the strips, the strips may be bent to form the two reverse J contacts on the top of the module 606.
  • Referring to FIG. 7, in an embodiment, a batch of inductors is fabricated to be assembled with a batch of electronic modules such as power-supply modules. A batch 704 of five inductors I1-I5 (each “inductor” may include one or more inductors) may be attached on top of a batch 706 of five electronic modules P1-P5 by using an embodiment the techniques described above in conjunction with FIGS. 4-5. The inductors I1-I5 and the modules P1-P5 may be made at different facilities by different manufacturers. Because the inductors I1-I5 may be coupled together during fabrication, the batch 704 may be referred to as a panel; likewise, because the modules P1-P5 may be coupled together during fabrication, the batch 706 may also be referred to as a panel.
  • An embodiment of the technique illustrated in FIG. 7 may be referred to as a “chocolate bar” assembly technique because the panels 704 and 706 resemble chocolate bars in that they include five interconnected pieces, e.g., identical inductors I1-I5, and five interconnected pieces, e.g., identical modules P1-P5, respectively. For ease of manufacturing, the attachments between the inductors I1-I5 and the attachments between the modules P1-P5 may be removed after the inductors I1-I5 are attached to the modules P1-P5. Individual stacked inductor-package assemblies 200 (FIG. 2) may be made by detaching the inductors I1-I5 from each other and the modules P1-P5 from each other after the inductor panel 704 and the module panel 706 have been assembled together.
  • FIG. 8 illustrates an exemplary high level flow diagram 800 illustrating an embodiment for fabricating stacked inductor-package assemblies such as an embodiment of the stacked inductor-package assembly 200 of FIG. 2.
  • At a step 802, a module designer determines if the module space vacated by the inductor of, e.g., FIG. 1 may be used for adding circuitry/functionality to the module, or if it is better to reduce the size of the module. The module designer then designs the module by determining the structure, function, and application for the module.
  • At step 804, the module designer determines the various types of inductors that may be suitable for the module.
  • At step 806, the module designer selects a technique for securing the inductor to the module, such techniques including, e.g., surface mounting (FIG. 4), insertion (FIG. 5), or some other technique. A factor that might affect this determination is the type of inductor the user-customer may prefer to use and the securing means the user-customer may prefer.
  • At step 808, a module panel including a batch of modules attached to each other is fabricated without including the inductors.
  • At step 810, an inductor panel including a batch of inductors attached to each other is fabricated.
  • At step 812, the inductor panel is attached to the top of the module panel.
  • At step 814, the inductors are detached from each other and the modules are detached from each other to create individual stacked inductor-package assemblies. A potential advantage of an embodiment is that an inductor and a corresponding module may be detachable from each other post-assembly. Therefore, if the inductor or the module fails in the field, it can be replaced with another inductor or module. Thus, the assembly may be repaired and the entire assembly need not be replaced if there is a failure of the inductor or the module, but not of both the inductor and the module.
  • What has been described above includes examples of the disclosed subject matter. It may not be, of course, possible to describe every conceivable combination of components or methodologies for purposes of describing the disclosed subject matter, but one of ordinary skill in the art may recognize that many further combinations and permutations of the disclosed subject matter are possible. Accordingly, the embodiments are intended to embrace all such alterations, modifications, and variations that fall within the spirit and scope of the disclosure.
  • In particular and in regard to the various functions performed by the above described components, devices, circuits, systems and the like, the terms (including a reference to a “means”) used to describe such components are intended to correspond, unless otherwise indicated, to any component which performs the specified function of the described component (e.g., a functional equivalent), even though not structurally equivalent to the disclosed structure, which performs the function in the herein illustrated exemplary aspects of the disclosure.
  • In addition, while a particular feature may have been disclosed with respect to only one of several embodiments, such feature may be combined with one or more other features of the other embodiments as may be desired for any given or particular application. Furthermore, to the extent that the terms “includes,” “including,” “has,” “contains,” variants thereof, and other similar words are used in either the detailed description or the claims, these terms are intended to be inclusive in a manner similar to the term “comprising” as an open transition word without precluding any additional or other elements.
  • From the foregoing it will be appreciated that, although specific embodiments have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the disclosure. Furthermore, where an alternative is disclosed for a particular embodiment, this alternative may also apply to other embodiments even if not specifically stated.

Claims (11)

What is claimed is:
1. A method, comprising:
fabricating a batch of inductors connected to each other;
fabricating a batch of modules;
attaching the batch of inductors to the batch of modules; and
separating the inductors from each other to create a plurality of assemblies, each assembly including an inductor stacked on top of a module.
2. The method of claim 1 wherein attaching the inductors to the modules includes inserting straight leads of the inductors into Vertical Interconnect Access (VIA) holes of the modules.
3. The method of claim 2 wherein attaching the inductors to the modules includes filling the VIA holes of the electronic package with solder paste and attaching the inductors to the solder paste at the top of the holes.
4. The method of claim 3, further comprising:
running the reflow process for filling the VIA holes with solder paste; and running the reflow process again to attach the inductors to the solder paste at the top of the holes.
5. The method of claim 1 wherein attaching the inductors to the modules includes bending external leads of the modules into reverse J-bend configurations, and attaching the inductors to the leads using solder paste.
6. The method of claim 1 wherein, the inductors are connected to each other with strips of insulating material; and
the separation of the inductors from each other is performed by using a cutting technique.
7. The method of claim 1 wherein fabricating the batch of inductors and the batch of electronic packages is performed in respective facilities.
8. A method, comprising:
placing a first inductor over a power-supply module; and
electrically coupling the first inductor to the module.
9. The method of claim 8, further comprising attaching the first inductor to the module.
10. The method of claim 9 wherein the electrically coupling and attaching of the first inductor to the module are performed approximately simultaneously.
11. The method of claim 8, further comprising:
placing a second inductor over the power-supply module; and
electrically coupling the second inductor to the module.
US15/453,889 2009-12-07 2017-03-08 Method of making a stacked inductor-electronic package Granted US20200266159A9 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/453,889 US20200266159A9 (en) 2009-12-07 2017-03-08 Method of making a stacked inductor-electronic package

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US26711709P 2009-12-07 2009-12-07
US12/962,053 US9607917B2 (en) 2009-12-07 2010-12-07 Stacked inductor-electronic package assembly and technique for manufacturing same
US15/453,889 US20200266159A9 (en) 2009-12-07 2017-03-08 Method of making a stacked inductor-electronic package

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/962,053 Division US9607917B2 (en) 2009-12-07 2010-12-07 Stacked inductor-electronic package assembly and technique for manufacturing same

Publications (2)

Publication Number Publication Date
US20170179048A1 US20170179048A1 (en) 2017-06-22
US20200266159A9 true US20200266159A9 (en) 2020-08-20

Family

ID=44081829

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/962,053 Active 2031-04-21 US9607917B2 (en) 2009-12-07 2010-12-07 Stacked inductor-electronic package assembly and technique for manufacturing same
US15/453,889 Granted US20200266159A9 (en) 2009-12-07 2017-03-08 Method of making a stacked inductor-electronic package

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US12/962,053 Active 2031-04-21 US9607917B2 (en) 2009-12-07 2010-12-07 Stacked inductor-electronic package assembly and technique for manufacturing same

Country Status (3)

Country Link
US (2) US9607917B2 (en)
CN (2) CN102088241A (en)
TW (1) TWI581384B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20210167011A1 (en) * 2017-04-26 2021-06-03 Taiwan Semiconductor Manufacturing Company Limited Integrated Fan-Out Package with 3D Magnetic Core Inductor

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI448226B (en) * 2010-09-21 2014-08-01 Cyntec Co Ltd Power-converting module
CN103052259A (en) * 2011-10-14 2013-04-17 欧司朗股份有限公司 Electronic assembly and LED (Light-Emitting Diode) improved lamp provided with electronic assembly
US20130101871A1 (en) * 2011-10-20 2013-04-25 Bohyun Byun Protective circuit module and battery pack having the same
US20140217547A1 (en) * 2012-03-29 2014-08-07 Adel A. Elsherbini Semiconductor package with air core inductor (aci) and magnetic core inductor (mci)
CN102790513B (en) * 2012-07-30 2014-12-10 华为技术有限公司 Power supply module and packaging method thereof
US9743522B2 (en) 2012-09-26 2017-08-22 Apple Inc. Printed circuit board with compact groups of devices
CN103000608B (en) * 2012-12-11 2014-11-05 矽力杰半导体技术(杭州)有限公司 Chip packaging structure of a plurality of assemblies
US9936579B2 (en) 2013-02-01 2018-04-03 Apple Inc. Low profile packaging and assembly of a power conversion system in modular form
US20140252541A1 (en) * 2013-03-11 2014-09-11 General Electric Company Systems and methods for power train assemblies
US9911715B2 (en) * 2013-12-20 2018-03-06 Cyntec Co., Ltd. Three-dimensional package structure and the method to fabricate thereof
US10043738B2 (en) 2014-01-24 2018-08-07 Silergy Semiconductor Technology (Hangzhou) Ltd Integrated package assembly for switching regulator
MY171261A (en) 2014-02-19 2019-10-07 Carsem M Sdn Bhd Stacked electronic packages
US9515014B2 (en) 2014-10-08 2016-12-06 Infineon Technologies Americas Corp. Power converter package with integrated output inductor
CN104617058B (en) 2015-01-23 2020-05-05 矽力杰半导体技术(杭州)有限公司 Packaging structure for power converter and manufacturing method thereof
CN104701272B (en) 2015-03-23 2017-08-25 矽力杰半导体技术(杭州)有限公司 A kind of chip encapsulation assembly and its manufacture method
US9565768B2 (en) * 2015-03-25 2017-02-07 Infineon Technologies Americas Corp. Semiconductor package with integrated output inductor on a printed circuit board
CN104779220A (en) 2015-03-27 2015-07-15 矽力杰半导体技术(杭州)有限公司 Chip packaging structure and manufacture method thereof
US10333407B2 (en) 2015-05-06 2019-06-25 Infineon Technologies Austria Ag Power stage packages of a multi-phase DC-DC converter under a coupled inductor
US10855178B2 (en) 2015-05-29 2020-12-01 Infineon Technologies Austria Ag Discrete power stage transistor dies of a DC-DC converter under an inductor
CN109904127B (en) 2015-06-16 2023-09-26 合肥矽迈微电子科技有限公司 Packaging structure and packaging method
CN105261611B (en) 2015-10-15 2018-06-26 矽力杰半导体技术(杭州)有限公司 The laminated packaging structure and lamination encapsulating method of chip
CN105489542B (en) 2015-11-27 2019-06-14 矽力杰半导体技术(杭州)有限公司 Chip packaging method and chip-packaging structure
US10069417B2 (en) 2016-01-04 2018-09-04 Kinetic Technologies Power conversion device with integrated discrete inductor
US11272618B2 (en) 2016-04-26 2022-03-08 Analog Devices International Unlimited Company Mechanically-compliant and electrically and thermally conductive leadframes for component-on-package circuits
US10504827B2 (en) 2016-06-03 2019-12-10 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
US10256178B2 (en) * 2016-09-06 2019-04-09 Fairchild Semiconductor Corporation Vertical and horizontal circuit assemblies
US10925164B2 (en) 2016-09-23 2021-02-16 Apple Inc. Stackable passive component
US10062683B1 (en) * 2017-02-27 2018-08-28 Qualcomm Incorporated Compound semiconductor transistor and high-Q passive device single chip integration
US10497635B2 (en) 2018-03-27 2019-12-03 Linear Technology Holding Llc Stacked circuit package with molded base having laser drilled openings for upper package
US20190354154A1 (en) * 2018-05-18 2019-11-21 Hewlett Packard Enterprise Development Lp Inductors
US11335620B2 (en) * 2018-07-13 2022-05-17 Intel Corporation Package inductor having thermal solution structures
US11264160B2 (en) * 2018-07-23 2022-03-01 Intel Corporation Extended package air core inductor
CN110970400B (en) * 2018-09-28 2022-02-18 珠海格力电器股份有限公司 Power inductor integrated chip and packaging manufacturing method thereof
CN111200351A (en) * 2018-10-31 2020-05-26 圣邦微电子(北京)股份有限公司 Power module and packaging integration method thereof
US11410977B2 (en) 2018-11-13 2022-08-09 Analog Devices International Unlimited Company Electronic module for high power applications
US11270986B2 (en) 2020-05-18 2022-03-08 Analog Devices, Inc. Package with overhang inductor
US11844178B2 (en) 2020-06-02 2023-12-12 Analog Devices International Unlimited Company Electronic component

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5015981A (en) * 1990-08-21 1991-05-14 Pulse Engineering, Inc. Electronic microminiature packaging and method
DE69327666D1 (en) * 1992-07-17 2000-02-24 Vlt Corp Packaging for electronic components
US5675192A (en) * 1995-10-11 1997-10-07 International Business Machines Corporation Printed circuit board with header for magnetics all mounted to mother board
US6225560B1 (en) * 1997-11-25 2001-05-01 Pulse Engineering, Inc. Advanced electronic microminiature package and method
US6394822B1 (en) * 1998-11-24 2002-05-28 Teradyne, Inc. Electrical connector
US6395983B1 (en) * 1999-05-18 2002-05-28 Pulse Engineering, Inc. Electronic packaging device and method
US6593840B2 (en) * 2000-01-31 2003-07-15 Pulse Engineering, Inc. Electronic packaging device with insertable leads and method of manufacturing
US6359542B1 (en) * 2000-08-25 2002-03-19 Motorola, Inc. Securement for transformer core utilized in a transformer power supply module and method to assemble same
TWI282656B (en) * 2000-08-29 2007-06-11 Delta Electronics Inc A small power supply apparatus capable of increasing heat sink and preventing over current load
KR100818088B1 (en) * 2006-06-29 2008-03-31 주식회사 하이닉스반도체 Semiconductor package and method of fabricating the same
US7531893B2 (en) * 2006-07-19 2009-05-12 Texas Instruments Incorporated Power semiconductor devices having integrated inductor
US8310332B2 (en) * 2008-10-08 2012-11-13 Cooper Technologies Company High current amorphous powder core inductor
US20080180921A1 (en) * 2007-01-31 2008-07-31 Cyntec Co., Ltd. Electronic package structure
TWI376774B (en) * 2007-06-08 2012-11-11 Cyntec Co Ltd Three dimensional package structure
US20090057822A1 (en) * 2007-09-05 2009-03-05 Yenting Wen Semiconductor component and method of manufacture
CN101459152B (en) 2007-12-11 2012-05-23 钰桥半导体股份有限公司 Stack type semi-conductor encapsulation construction having metal contact point guiding pore
EP2056659A1 (en) * 2008-05-27 2009-05-06 ABB Research LTD Electronic System
JP4503085B2 (en) * 2008-07-07 2010-07-14 シャープ株式会社 Ion generator and electrical equipment
US8153473B2 (en) * 2008-10-02 2012-04-10 Empirion, Inc. Module having a stacked passive element and method of forming the same
CN101488748A (en) * 2009-02-13 2009-07-22 电子科技大学 Field programmable gate array

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20210167011A1 (en) * 2017-04-26 2021-06-03 Taiwan Semiconductor Manufacturing Company Limited Integrated Fan-Out Package with 3D Magnetic Core Inductor
US11688685B2 (en) * 2017-04-26 2023-06-27 Taiwan Semiconductor Manufacturing Company Limited Integrated fan-out package with 3D magnetic core inductor

Also Published As

Publication number Publication date
CN105870079A (en) 2016-08-17
TWI581384B (en) 2017-05-01
US20170179048A1 (en) 2017-06-22
TW201130094A (en) 2011-09-01
US9607917B2 (en) 2017-03-28
CN102088241A (en) 2011-06-08
US20110134613A1 (en) 2011-06-09

Similar Documents

Publication Publication Date Title
US20200266159A9 (en) Method of making a stacked inductor-electronic package
TWI375311B (en) Complete power management system implemented in a single surface mount package
US9697947B1 (en) Vertical PCB surface mount inductors and power converters
US6215681B1 (en) Bus bar heat sink
US20070164428A1 (en) High power module with open frame package
JP5781624B2 (en) Semiconductor device having stack power converter
US11398770B1 (en) Delivering power to semiconductor loads
US7446389B2 (en) Semiconductor die package with internal bypass capacitors
KR20090016001A (en) Integrated inductor
US11399438B2 (en) Power module, chip-embedded package module and manufacturing method of chip-embedded package module
US20200260586A1 (en) Power module and manufacturing method thereof
US5642276A (en) High frequency surface mount transformer-diode power module
CN111952293A (en) Power module and method for manufacturing the same
US11212919B2 (en) Voltage regulator module
US6943455B1 (en) Packaging system for power supplies
US7545021B1 (en) Apparatus and method for making integrated circuit packages having integrated circuits mounted onto passive electrical components
US11336167B1 (en) Delivering power to semiconductor loads
JP2010251582A (en) Dc-dc converter
US20090154112A1 (en) Packaging structure of power module
US20220148953A1 (en) Hybrid reconstituted substrate for electronic packaging
CN109756127B (en) Intelligent power MOSFET contravariant module
US20200043825A1 (en) Ceramic package for high current signals
JP5024439B2 (en) Semiconductor device
EP3809460A1 (en) Electronic system and processor substrate having an embedded power device module
CN115424997A (en) Integrated substrate and power integrated circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERSIL AMERICAS INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MOUSSAOUI, ZAKI;KELKAR, NIKHIL VISHWANATH;SIGNING DATES FROM 20100323 TO 20101123;REEL/FRAME:041511/0082

Owner name: INTERSIL AMERICAS LLC, CALIFORNIA

Free format text: CHANGE OF NAME;ASSIGNOR:INTERSIL AMERICAS INC.;REEL/FRAME:041924/0802

Effective date: 20111223

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STCB Information on status: application discontinuation

Free format text: ABANDONMENT FOR FAILURE TO CORRECT DRAWINGS/OATH/NONPUB REQUEST

STCF Information on status: patent grant

Free format text: PATENTED CASE

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: EX PARTE QUAYLE ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO EX PARTE QUAYLE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE