US20200168651A1 - Stacked sensor with integrated capacitors - Google Patents

Stacked sensor with integrated capacitors Download PDF

Info

Publication number
US20200168651A1
US20200168651A1 US16/201,633 US201816201633A US2020168651A1 US 20200168651 A1 US20200168651 A1 US 20200168651A1 US 201816201633 A US201816201633 A US 201816201633A US 2020168651 A1 US2020168651 A1 US 2020168651A1
Authority
US
United States
Prior art keywords
layer
detector
connectors
capacitors
capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US16/201,633
Other versions
US10879291B2 (en
Inventor
Neil R. Malone
Sean P. Kilcoyne
Micky Harris
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Raytheon Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raytheon Co filed Critical Raytheon Co
Priority to US16/201,633 priority Critical patent/US10879291B2/en
Assigned to RAYTHEON COMPANY reassignment RAYTHEON COMPANY ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HARRIS, MICKY, KILCOYNE, SEAN P., MALONE, NEIL R.
Priority to PCT/US2019/057752 priority patent/WO2020112279A1/en
Priority to JP2021514357A priority patent/JP7224444B2/en
Priority to EP19802444.0A priority patent/EP3888129A1/en
Publication of US20200168651A1 publication Critical patent/US20200168651A1/en
Application granted granted Critical
Publication of US10879291B2 publication Critical patent/US10879291B2/en
Priority to IL282248A priority patent/IL282248B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14634—Assemblies, i.e. Hybrid structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14636—Interconnect structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H01L27/1469—Assemblies, i.e. hybrid integration

Definitions

  • the present disclosure relates to focal plane array (FPA) modules and, more particularly, to a three-dimensionally (3D) stacked sensor with integrated capacitors for use in an FPA module.
  • FPA focal plane array
  • An FPA module typically includes a Read Out Integrated Circuit (ROIC) and a detector hybridized to the ROIC to make a Sensor Chip Assembly (SCA).
  • the SCA is mounted onto a pedestal.
  • a motherboard with cabling and capacitors is also mounted to the pedestal and surrounds the SCA.
  • the SCA is electrically connected to the motherboard by wire bonds.
  • the FPA module can include a relatively thick substrate with an upper surface and a recess formed in a central region of the upper surface.
  • the recess can be characterized with a bottom surface and sidewalls extending vertically upwardly from the bottom surface to the upper surface.
  • An integrated circuit (IC) layer sits on the bottom surface within the recess and has an upper IC layer surface disposed above the upper surface of the substrate. Sidewalls of the IC layer are displaced from the sidewalls of the recess such that a width of the recess exceeds a width of the IC layer.
  • IC integrated circuit
  • a detector layer is disposed above the IC layer and is communicative with the IC layer by way of connectors arrayed on the lower surface of the IC layer and corresponding connectors arrayed on the upper surface of the IC layer.
  • Capacitors to support operations of the IC layer are operably disposed on the upper surface of the substrate outside of the recess and are connected to the IC layer by wire bonds extending curvi-linearly from the capacitors, across the space between the sidewalls of the recess and the sidewalls of the IC layer and to the IC layer.
  • the capacitors are typically long-lead capacitors and can be expensive. They are also typically installed by hand and the wire bonds are susceptible to damage caused by handling. In order to provide space for the capacitors, a size of the substrate must be increased and an overall size of the FPA module is correspondingly increased. This results in a physically large overall size and a substantially increased heat load module. In addition, in some cases, additional capacitors are installed in FPA modules to compensate for capacitor wire bond inductance. These additional capacitors can exacerbate the issues laid out herein.
  • a three-dimensional (3D) stack includes a capacitor layer and an integrated circuit (IC) layer.
  • the capacitor layer includes capacitors and capacitor layer connectors respectively communicative with corresponding capacitors.
  • the IC layer is stacked vertically with the capacitor layer and is hybridized to a detector.
  • the IC layer includes IC layer connectors respectively communicative with corresponding capacitor layer connectors.
  • a three-dimensionally (3D) stacked sensor includes a detector layer, a capacitor layer and an integrated circuit (IC) layer.
  • the detector layer includes a first upper surface receptive of electro-magnetic (EM) signals, a first lower surface and first connectors arrayed along the first lower surface.
  • the capacitor layer includes a second upper surface, capacitors suspended within the capacitor layer and second connectors respectively communicative with corresponding capacitors and arrayed along the second upper surface.
  • the IC layer includes a third upper surface, a second lower surface, third connectors respectively communicative with corresponding first connectors and arrayed along the third upper surface and fourth connectors respectively communicative with corresponding second connectors and arrayed along the second lower surface.
  • a three-dimensionally (3D) stacked focal plane array (FPA) module includes a detector layer, a capacitor layer and an integrated circuit (IC) layer.
  • the detector layer includes a detector array and the capacitor layer includes capacitors.
  • the IC layer is stacked vertically between the capacitor layer and the detector layer.
  • Each of the detector layer and the IC layer is hybridized to one another to enable communication between the detector array and the IC layer.
  • Each of the capacitor layer and the IC layer is hybridized to one another to enable communication between the capacitors and the IC layer.
  • a method of assembling a three-dimensionally (3D) stacked focal plane array (FPA) module includes forming a detector layer that includes a detector array, forming a capacitor layer that includes capacitors and vertically stacking an integrated circuit (IC) layer between the capacitor layer and the detector layer.
  • the method further includes hybridizing each of the detector layer and the IC layer to one another to enable communication between the detector array and the IC layer and hybridizing each of the capacitor layer and the IC layer to one another to enable communication between the capacitors and the IC layer.
  • FIG. 1 is a side view of a three-dimensionally stacked sensor in accordance with embodiments
  • FIG. 2 is a cross-sectional view of components of a detector layer of the three-dimensionally stacked sensor of FIG. 1 taken along line 2 - 2 of FIG. 1 ;
  • FIG. 3 is a cross-sectional view of components of a capacitor layer of the three-dimensionally stacked sensor of FIG. 1 taken along line 3 - 3 of FIG. 1 ;
  • FIG. 4 is a cross-sectional view of components of an integrated circuit layer of the three-dimensionally stacked sensor of FIG. 1 taken along line 4 - 4 of FIG. 1 ;
  • FIG. 5 is a flow diagram illustrating a method of assembling a three-dimensionally (3D) stacked focal plane array (FPA) module.
  • FPA focal plane array
  • a three-dimensionally (3D) stacked read-out integrated circuit (IC) (ROIC) wafer is provided with a bypass capacitor wafer layer.
  • the 3D stacked ROIC wafer includes commercial off the shelf capacitors and requires no capacitor procurement.
  • the 3D stacked ROIC wafer has a structure which does not include wire bonding and does not exhibit capacitor interference with its detection window.
  • the 3D stacked wafer provides for improved reliability and improved signal quality.
  • a 3D stacked sensor 101 is provided and is configured as an FPA module with a reduced size, thermal weight and footprint.
  • the 3D stacked sensor 101 includes a detector layer 120 , a capacitor layer 140 and an IC layer 160 .
  • the IC layer 160 is vertically stacked between the detector layer 120 and the capacitor layer 140 .
  • a lower surface of the detector layer 120 and an upper surface of the IC layer 160 are each hybridized to one another and an upper surface of the capacitor layer 140 and a lower surface of the IC layer 160 are each hybridized to one another.
  • the detector layer 120 is communicative with the IC layer 160 and the capacitor layer 140 is communicative with the IC layer 160 .
  • the 3D stacked sensor 101 can further include a first layer of one or more adhesives 181 , which is vertically interposed between the detector layer 120 and the IC layer 160 , and a second layer of one or more adhesives 182 , which is vertically interposed between the IC layer 160 and the capacitor layer 140 .
  • the detector 120 includes a detector body 121 , a first upper (major) surface 122 that is receptive of incident electro-magnetic (EM) signals, a first lower (major) surface 123 opposite the first upper surface 122 and first connectors 124 .
  • the detector layer 120 can be provided as a detector array with an array of detector elements 125 suspended within a support element 126 that can be formed of dielectric material for example.
  • the first connectors 124 which can be provided as an array of connectors or pads, are arrayed along the first lower surface 123 .
  • the capacitor layer 140 includes a capacitor layer body 141 , a second upper (major) surface 142 , capacitors 143 and second connectors 144 .
  • the capacitors 143 are suspended within a support structure 145 of the capacitor layer body 141 , which can be formed of dielectric material for example.
  • the second connectors 144 can be provided as an array of connectors or pads, are respectively communicative with corresponding capacitors 143 and are arrayed along the second upper surface 142 .
  • the capacitors 143 can be provided as commercial off the shelf (COTS) capacitors. In any case, an upper surface 1430 of each of the capacitors 143 can be substantially coplanar with the second upper surface 142 . In some cases, each of the capacitors 143 is substantially a same size and shape as all of the other capacitors 143 .
  • COTS commercial off the shelf
  • the IC layer 160 includes an IC layer body 161 , a third upper (major) surface 162 , a second lower (major) surface 163 , third connectors 164 and fourth connectors 165 .
  • the third connectors 164 can be provided as an array of connectors or pads, are respectively communicative with corresponding first connectors 124 within the first layer of adhesive 181 and are arrayed along the third upper surface 162 .
  • the fourth connectors 165 can be provided as an array of connectors or pads, are respectively communicative with corresponding second connectors 144 within the second layer of adhesive 182 and are arrayed along the second lower surface 163 .
  • the IC layer body 161 can include a dielectric layer 165 , which can be formed of dielectric material, a ROIC 166 that is disposed underneath the dielectric layer 165 and extends along the second lower surface 163 and contact vias 167 .
  • the contact vias 167 extend from the second lower surface 163 to the third upper surface 162 through the ROIC 166 and the dielectric layer 165 and are respectively communicative with corresponding third connectors 164 and fourth connectors 165 .
  • the detector layer 120 , the capacitor layer 140 and the IC layer 160 are stacked vertically with the IC layer vertically interposed between the detector layer 120 and the capacitor layer 140 .
  • the detector layer 120 can include detector layer sidewalls 127 (see FIG. 2 )
  • the capacitor layer 140 can include capacitor layer sidewalls 146 (see FIG. 3 )
  • the IC layer 160 can include IC layer sidewalls 168 (see FIG. 4 ) with the detector layer sidewalls 127 , the capacitor layer sidewalls 146 and the IC layer sidewalls 168 being substantially coplanar with one another.
  • a footprint FP (see FIGS. 2, 3 and 4 ) or a width W (see FIG. 1 ) of each of the detector layer 120 , the capacitor layer 140 and the IC layer 160 is substantially common to the detector layer 120 , the capacitor layer 140 and the IC layer 160 .
  • the array of detector elements 125 can be arranged in a formation with a detector footprint DFP.
  • the detector footprint DFP can be smaller in one or more dimensions than the footprint FP.
  • the capacitors 143 of the capacitor layer 140 and the contact vias 167 of the IC layer 160 can be arranged in respective formations that are encompassed within the detector footprint DFP.
  • connector-component and connector-connector connections do not require perfect alignments. That is, the second connectors 144 are respectively communicative with and aligned or partially misaligned relative to the corresponding capacitors 143 , the third connectors 164 are respectively communicative with and aligned or partially misaligned relative to the corresponding first connectors 124 and corresponding contact vias 167 and the fourth connectors 165 are respectively communicative with and aligned or partially misaligned relative to corresponding second connectors 144 .
  • a method of assembling a three-dimensionally (3D) stacked focal plane array (FPA) module includes forming a detector layer that includes a detector array ( 501 ), forming a capacitor layer that includes capacitors ( 502 ) and vertically stacking an integrated circuit (IC) layer between the capacitor layer and the detector layer ( 503 ).
  • the method further includes hybridizing each of the detector layer and the IC layer to one another to enable communication between the detector array and the IC layer ( 504 ) and hybridizing each of the capacitor layer and the IC layer to one another to enable communication between the capacitors and the IC layer ( 505 ).

Abstract

A three-dimensional (3D) stack is provided and includes a capacitor layer and an integrated circuit (IC) layer. The capacitor layer includes capacitors and capacitor layer connectors respectively communicative with corresponding capacitors. The IC layer is stacked vertically with the capacitor layer and is hybridized to a detector. The IC layer includes IC layer connectors respectively communicative with corresponding capacitor layer connectors.

Description

    BACKGROUND
  • The present disclosure relates to focal plane array (FPA) modules and, more particularly, to a three-dimensionally (3D) stacked sensor with integrated capacitors for use in an FPA module.
  • An FPA module typically includes a Read Out Integrated Circuit (ROIC) and a detector hybridized to the ROIC to make a Sensor Chip Assembly (SCA). The SCA is mounted onto a pedestal. A motherboard with cabling and capacitors is also mounted to the pedestal and surrounds the SCA. The SCA is electrically connected to the motherboard by wire bonds.
  • In greater detail, the FPA module can include a relatively thick substrate with an upper surface and a recess formed in a central region of the upper surface. The recess can be characterized with a bottom surface and sidewalls extending vertically upwardly from the bottom surface to the upper surface. An integrated circuit (IC) layer sits on the bottom surface within the recess and has an upper IC layer surface disposed above the upper surface of the substrate. Sidewalls of the IC layer are displaced from the sidewalls of the recess such that a width of the recess exceeds a width of the IC layer. A detector layer is disposed above the IC layer and is communicative with the IC layer by way of connectors arrayed on the lower surface of the IC layer and corresponding connectors arrayed on the upper surface of the IC layer. Capacitors to support operations of the IC layer are operably disposed on the upper surface of the substrate outside of the recess and are connected to the IC layer by wire bonds extending curvi-linearly from the capacitors, across the space between the sidewalls of the recess and the sidewalls of the IC layer and to the IC layer.
  • The capacitors are typically long-lead capacitors and can be expensive. They are also typically installed by hand and the wire bonds are susceptible to damage caused by handling. In order to provide space for the capacitors, a size of the substrate must be increased and an overall size of the FPA module is correspondingly increased. This results in a physically large overall size and a substantially increased heat load module. In addition, in some cases, additional capacitors are installed in FPA modules to compensate for capacitor wire bond inductance. These additional capacitors can exacerbate the issues laid out herein.
    • SUMMARY
  • According to one embodiment, a three-dimensional (3D) stack is provided and includes a capacitor layer and an integrated circuit (IC) layer. The capacitor layer includes capacitors and capacitor layer connectors respectively communicative with corresponding capacitors. The IC layer is stacked vertically with the capacitor layer and is hybridized to a detector. The IC layer includes IC layer connectors respectively communicative with corresponding capacitor layer connectors.
  • According to another embodiment, a three-dimensionally (3D) stacked sensor is provided and includes a detector layer, a capacitor layer and an integrated circuit (IC) layer. The detector layer includes a first upper surface receptive of electro-magnetic (EM) signals, a first lower surface and first connectors arrayed along the first lower surface. The capacitor layer includes a second upper surface, capacitors suspended within the capacitor layer and second connectors respectively communicative with corresponding capacitors and arrayed along the second upper surface. The IC layer includes a third upper surface, a second lower surface, third connectors respectively communicative with corresponding first connectors and arrayed along the third upper surface and fourth connectors respectively communicative with corresponding second connectors and arrayed along the second lower surface.
  • According to another embodiment, a three-dimensionally (3D) stacked focal plane array (FPA) module is provided and includes a detector layer, a capacitor layer and an integrated circuit (IC) layer. The detector layer includes a detector array and the capacitor layer includes capacitors. The IC layer is stacked vertically between the capacitor layer and the detector layer. Each of the detector layer and the IC layer is hybridized to one another to enable communication between the detector array and the IC layer. Each of the capacitor layer and the IC layer is hybridized to one another to enable communication between the capacitors and the IC layer.
  • According to yet another embodiment, a method of assembling a three-dimensionally (3D) stacked focal plane array (FPA) module is provided. The method includes forming a detector layer that includes a detector array, forming a capacitor layer that includes capacitors and vertically stacking an integrated circuit (IC) layer between the capacitor layer and the detector layer. The method further includes hybridizing each of the detector layer and the IC layer to one another to enable communication between the detector array and the IC layer and hybridizing each of the capacitor layer and the IC layer to one another to enable communication between the capacitors and the IC layer.
  • Additional features and advantages are realized through the techniques of the present invention. Other embodiments and aspects of the invention are described in detail herein and are considered a part of the claimed invention. For a better understanding of the invention with the advantages and the features, refer to the description and to the drawings.
    • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
  • For a more complete understanding of this disclosure, reference is now made to the following brief description, taken in connection with the accompanying drawings and detailed description, wherein like reference numerals represent like parts:
  • FIG. 1 is a side view of a three-dimensionally stacked sensor in accordance with embodiments;
  • FIG. 2 is a cross-sectional view of components of a detector layer of the three-dimensionally stacked sensor of FIG. 1 taken along line 2-2 of FIG. 1;
  • FIG. 3 is a cross-sectional view of components of a capacitor layer of the three-dimensionally stacked sensor of FIG. 1 taken along line 3-3 of FIG. 1;
  • FIG. 4 is a cross-sectional view of components of an integrated circuit layer of the three-dimensionally stacked sensor of FIG. 1 taken along line 4-4 of FIG. 1; and
  • FIG. 5 is a flow diagram illustrating a method of assembling a three-dimensionally (3D) stacked focal plane array (FPA) module.
    •  DETAILED DESCRIPTION
  • As will be described below, a three-dimensionally (3D) stacked read-out integrated circuit (IC) (ROIC) wafer is provided with a bypass capacitor wafer layer. The 3D stacked ROIC wafer includes commercial off the shelf capacitors and requires no capacitor procurement. In addition, the 3D stacked ROIC wafer has a structure which does not include wire bonding and does not exhibit capacitor interference with its detection window. The 3D stacked wafer provides for improved reliability and improved signal quality.
  • With reference to FIGS. 1-4, a 3D stacked sensor 101 is provided and is configured as an FPA module with a reduced size, thermal weight and footprint. The 3D stacked sensor 101 includes a detector layer 120, a capacitor layer 140 and an IC layer 160. The IC layer 160 is vertically stacked between the detector layer 120 and the capacitor layer 140. As will be described below, a lower surface of the detector layer 120 and an upper surface of the IC layer 160 are each hybridized to one another and an upper surface of the capacitor layer 140 and a lower surface of the IC layer 160 are each hybridized to one another. As such, the detector layer 120 is communicative with the IC layer 160 and the capacitor layer 140 is communicative with the IC layer 160. The 3D stacked sensor 101 can further include a first layer of one or more adhesives 181, which is vertically interposed between the detector layer 120 and the IC layer 160, and a second layer of one or more adhesives 182, which is vertically interposed between the IC layer 160 and the capacitor layer 140.
  • As shown in FIGS. 1 and 2, the detector 120 includes a detector body 121, a first upper (major) surface 122 that is receptive of incident electro-magnetic (EM) signals, a first lower (major) surface 123 opposite the first upper surface 122 and first connectors 124. The detector layer 120 can be provided as a detector array with an array of detector elements 125 suspended within a support element 126 that can be formed of dielectric material for example. The first connectors 124, which can be provided as an array of connectors or pads, are arrayed along the first lower surface 123.
  • As shown in FIGS. 1 and 3, the capacitor layer 140 includes a capacitor layer body 141, a second upper (major) surface 142, capacitors 143 and second connectors 144. The capacitors 143 are suspended within a support structure 145 of the capacitor layer body 141, which can be formed of dielectric material for example. The second connectors 144 can be provided as an array of connectors or pads, are respectively communicative with corresponding capacitors 143 and are arrayed along the second upper surface 142.
  • The capacitors 143 can be provided as commercial off the shelf (COTS) capacitors. In any case, an upper surface 1430 of each of the capacitors 143 can be substantially coplanar with the second upper surface 142. In some cases, each of the capacitors 143 is substantially a same size and shape as all of the other capacitors 143.
  • As shown in FIGS. 1 and 4, the IC layer 160 includes an IC layer body 161, a third upper (major) surface 162, a second lower (major) surface 163, third connectors 164 and fourth connectors 165. The third connectors 164 can be provided as an array of connectors or pads, are respectively communicative with corresponding first connectors 124 within the first layer of adhesive 181 and are arrayed along the third upper surface 162. The fourth connectors 165 can be provided as an array of connectors or pads, are respectively communicative with corresponding second connectors 144 within the second layer of adhesive 182 and are arrayed along the second lower surface 163.
  • In accordance with embodiments, the IC layer body 161 can include a dielectric layer 165, which can be formed of dielectric material, a ROIC 166 that is disposed underneath the dielectric layer 165 and extends along the second lower surface 163 and contact vias 167. The contact vias 167 extend from the second lower surface 163 to the third upper surface 162 through the ROIC 166 and the dielectric layer 165 and are respectively communicative with corresponding third connectors 164 and fourth connectors 165.
  • The detector layer 120, the capacitor layer 140 and the IC layer 160 are stacked vertically with the IC layer vertically interposed between the detector layer 120 and the capacitor layer 140. In some cases, the detector layer 120 can include detector layer sidewalls 127 (see FIG. 2), the capacitor layer 140 can include capacitor layer sidewalls 146 (see FIG. 3) and the IC layer 160 can include IC layer sidewalls 168 (see FIG. 4) with the detector layer sidewalls 127, the capacitor layer sidewalls 146 and the IC layer sidewalls 168 being substantially coplanar with one another. In some cases, a footprint FP (see FIGS. 2, 3 and 4) or a width W (see FIG. 1) of each of the detector layer 120, the capacitor layer 140 and the IC layer 160 is substantially common to the detector layer 120, the capacitor layer 140 and the IC layer 160.
  • As shown in FIGS. 2, 3 and 4, to the extent that the detector layer 120 includes an array of detector elements 125, the array of detector elements 125 can be arranged in a formation with a detector footprint DFP. The detector footprint DFP can be smaller in one or more dimensions than the footprint FP. In addition, the capacitors 143 of the capacitor layer 140 and the contact vias 167 of the IC layer 160 can be arranged in respective formations that are encompassed within the detector footprint DFP.
  • In accordance with embodiments and as shown in FIG. 1, connector-component and connector-connector connections do not require perfect alignments. That is, the second connectors 144 are respectively communicative with and aligned or partially misaligned relative to the corresponding capacitors 143, the third connectors 164 are respectively communicative with and aligned or partially misaligned relative to the corresponding first connectors 124 and corresponding contact vias 167 and the fourth connectors 165 are respectively communicative with and aligned or partially misaligned relative to corresponding second connectors 144.
  • In accordance with further embodiments and with reference to FIG. 5, a method of assembling a three-dimensionally (3D) stacked focal plane array (FPA) module is provided. The method includes forming a detector layer that includes a detector array (501), forming a capacitor layer that includes capacitors (502) and vertically stacking an integrated circuit (IC) layer between the capacitor layer and the detector layer (503). The method further includes hybridizing each of the detector layer and the IC layer to one another to enable communication between the detector array and the IC layer (504) and hybridizing each of the capacitor layer and the IC layer to one another to enable communication between the capacitors and the IC layer (505).
  • Technical effects and benefits of the present invention are the lowered overall cost of an FPA design, a lowered schedule time for an FPA design, increased reliability and yield. In addition, the present invention does not require procurement of discrete capacitors and eliminates the need for touch-labor in the connection between wire bonds and capacitors.
  • The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiments were chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
  • While the preferred embodiments to the invention have been described, it will be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.

Claims (20)

1. A three-dimensional (3D) stack, comprising:
a detector layer comprising a detector array having a detector footprint;
a capacitor layer comprising capacitors encompassed within the detector footprint and capacitor layer connectors respectively communicative with corresponding capacitors; and
an integrated circuit (IC) layer stacked vertically with the capacitor layer and hybridized to a detector,
the IC layer comprising IC layer connectors respectively communicative with corresponding capacitor layer connectors.
2. The 3D stack according to claim 1, wherein the capacitor layer and the IC layer respectively comprise coplanar sidewalls.
3. The 3D stack according to claim 1, wherein an upper surface of each of the capacitors is coplanar with an upper surface of the capacitor layer.
4. The 3D stack according to claim 1, wherein each of the capacitors has substantially a same size and shape.
5. The 3D stack according to claim 1, wherein the IC layer comprises:
a dielectric layer;
a read-out IC (ROIC) extending along a lower surface of the IC layer; and
contact vias respectively communicative with the IC layer connectors and encompassed within the detector footprint.
6. The 3D stack according to claim 1, wherein the capacitor layer connectors are respectively communicative with and partially misaligned relative to corresponding capacitors and the IC layer connectors are respectively communicative with and partially misaligned relative to corresponding capacitor layer connectors.
7. The 3D stack according to claim 1, further comprising one or more adhesives vertically interposed between the IC layer and the capacitor layer.
8. A three-dimensional (3D) stack, comprising:
a detector layer comprising a first upper surface receptive of electro-magnetic (EM) signals, a first lower surface, first connectors arrayed along the first lower surface and a detector array having a detector footprint;
a capacitor layer comprising a second upper surface, capacitors suspended within the capacitor layer and encompassed within the detector footprint and second connectors respectively communicative with corresponding capacitors and arrayed along the second upper surface; and
an integrated circuit (IC) layer comprising a third upper surface, a second lower surface, third connectors respectively communicative with corresponding first connectors and arrayed along the third upper surface and fourth connectors respectively communicative with corresponding second connectors and arrayed along the second lower surface.
9. The 3D stack according to claim 8, wherein the detector layer, the capacitor layer and the IC layer are stacked vertically and respectively comprise coplanar sidewalls.
10. The 3D stack according to claim 8, wherein the detector layer comprises a detector array.
11. The 3D stack according to claim 8, wherein an upper surface of each of the capacitors is coplanar with the second upper surface and each of the capacitors has substantially a same size and shape.
12. The 3D stack according to claim 8, wherein the IC layer comprises:
a dielectric layer;
a read-out IC (ROIC) extending along the second lower surface; and
contact vias respectively communicative with corresponding third and fourth connectors and encompassed within the detector footprint.
13. The 3D stack according to claim 8, wherein the second connectors are respectively communicative with and partially misaligned relative to corresponding capacitors, the third connectors are respectively communicative with and partially misaligned relative to corresponding first connectors and the fourth connectors are respectively communicative with and partially misaligned relative to corresponding second connectors.
14. The 3D stack according to claim 8, further comprising one or more adhesives vertically interposed between the detector layer and the IC layer and between the IC layer and the capacitor layer.
15. A three-dimensionally (3D) stacked focal plane array (FPA) module, comprising:
a detector layer comprising a detector array having a detector footprint;
a capacitor layer comprising capacitors encompassed within the detector footprint; and
an integrated circuit (IC) layer stacked vertically between the capacitor layer and the detector layer,
each of the detector layer and the IC layer being hybridized to one another to enable communication between the detector array and the IC layer, and
each of the capacitor layer and the IC layer being hybridized to one another to enable communication between the capacitors and the IC layer.
16. The 3D stacked FPA module according to claim 15, wherein the detector layer, the capacitor layer and the IC layer respectively comprise coplanar sidewalls.
17. The 3D stacked FPA module according to claim 15, wherein an upper surface of each of the capacitors is coplanar with an upper surface of the capacitor layer and each of the capacitors has substantially a same size and shape.
18. The 3D stacked FPA module according to claim 15, wherein the IC layer comprises:
a dielectric layer;
a read-out IC (ROIC) extending along a lower surface of the IC layer; and
contact vias respectively communicative with the detector layer and the capacitor layer and encompassed within the detector footprint.
19. A method of assembling a three-dimensionally (3D) stacked focal plane array (FPA) module, the method comprising:
forming a detector layer comprising a detector array having a detector footprint;
forming a capacitor layer comprising capacitors;
vertically stacking an integrated circuit (IC) layer between the capacitor layer and the detector layer with the capacitors being encompassed within the detector footprint,
the method further comprising:
hybridizing each of the detector layer and the IC layer to one another to enable communication between the detector array and the IC layer; and
hybridizing each of the capacitor layer and the IC layer to one another to enable communication between the capacitors and the IC layer.
20. The method according to claim 19, wherein the hybridizing comprises partially misaligned hybridizing.
US16/201,633 2018-11-27 2018-11-27 Stacked sensor with integrated capacitors Active US10879291B2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US16/201,633 US10879291B2 (en) 2018-11-27 2018-11-27 Stacked sensor with integrated capacitors
PCT/US2019/057752 WO2020112279A1 (en) 2018-11-27 2019-10-24 Stacked sensor with integrated capacitors
JP2021514357A JP7224444B2 (en) 2018-11-27 2019-10-24 Stacked sensor with integrated capacitor
EP19802444.0A EP3888129A1 (en) 2018-11-27 2019-10-24 Stacked sensor with integrated capacitors
IL282248A IL282248B (en) 2018-11-27 2021-04-12 Stacked sensor with integrated capacitors

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US16/201,633 US10879291B2 (en) 2018-11-27 2018-11-27 Stacked sensor with integrated capacitors

Publications (2)

Publication Number Publication Date
US20200168651A1 true US20200168651A1 (en) 2020-05-28
US10879291B2 US10879291B2 (en) 2020-12-29

Family

ID=68542842

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/201,633 Active US10879291B2 (en) 2018-11-27 2018-11-27 Stacked sensor with integrated capacitors

Country Status (5)

Country Link
US (1) US10879291B2 (en)
EP (1) EP3888129A1 (en)
JP (1) JP7224444B2 (en)
IL (1) IL282248B (en)
WO (1) WO2020112279A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021262067A1 (en) * 2020-06-22 2021-12-30 Smoltek Ab Image sensor with nanostructure-based capacitors

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7626460B2 (en) * 2007-10-30 2009-12-01 Raytheon Company Low noise, low power and high bandwidth capacitive feedback trans-impedance amplifier with differential FET input and bipolar emitter follower feedback
US20120153122A1 (en) * 2010-12-15 2012-06-21 Teledyne Scientific and Imaging, LLC Imaging Array With Separate Charge Storage Capacitor Layer
US20150115386A1 (en) * 2013-10-25 2015-04-30 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor Devices, Methods of Manufacturing Thereof, and Image Sensor Devices
US20150118784A1 (en) * 2013-10-25 2015-04-30 Raytheon Company Focal plane array packaging using isostatic pressure processing
US20150163425A1 (en) * 2013-12-09 2015-06-11 Optiz, Inc Three Dimensional System-On-Chip Image Sensor Package
US20170301749A1 (en) * 2016-04-05 2017-10-19 International Business Machines Corporation High-density mim capacitors
US9991218B2 (en) * 2011-10-18 2018-06-05 Taiwan Semiconductor Manufacturing Company, Ltd. Connector structures of integrated circuits

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6841883B1 (en) 2003-03-31 2005-01-11 Micron Technology, Inc. Multi-dice chip scale semiconductor components and wafer level methods of fabrication
JP2007329722A (en) 2006-06-08 2007-12-20 Matsushita Electric Ind Co Ltd Solid-state imaging element and digital camera
US8026471B2 (en) 2008-07-23 2011-09-27 Princeton Lightwave, Inc. Single-photon avalanche detector-based focal plane array
US9123607B1 (en) 2012-07-30 2015-09-01 Lockheed Martin Corporation Modified hybrid infrared focal plane array architecture for large scaling
JP2015041677A (en) 2013-08-21 2015-03-02 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method of the same
US9386220B2 (en) 2013-12-06 2016-07-05 Raytheon Company Electro-optical (EO)/infrared (IR) staring focal planes with high rate region of interest processing and event driven forensic look-back capability
JP6655634B2 (en) 2016-01-29 2020-02-26 オリンパス株式会社 Imaging device and endoscope
CN108886043B (en) 2016-04-25 2023-06-30 奥林巴斯株式会社 Image pickup device, endoscope, and endoscope system
US10057521B1 (en) 2016-08-11 2018-08-21 National Technology & Engineering Solutions Of Sandia, Llc High-speed CMOS camera
JPWO2018109821A1 (en) 2016-12-13 2019-10-24 オリンパス株式会社 Solid-state imaging device and imaging device

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7626460B2 (en) * 2007-10-30 2009-12-01 Raytheon Company Low noise, low power and high bandwidth capacitive feedback trans-impedance amplifier with differential FET input and bipolar emitter follower feedback
US20120153122A1 (en) * 2010-12-15 2012-06-21 Teledyne Scientific and Imaging, LLC Imaging Array With Separate Charge Storage Capacitor Layer
US9991218B2 (en) * 2011-10-18 2018-06-05 Taiwan Semiconductor Manufacturing Company, Ltd. Connector structures of integrated circuits
US20150115386A1 (en) * 2013-10-25 2015-04-30 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor Devices, Methods of Manufacturing Thereof, and Image Sensor Devices
US20150118784A1 (en) * 2013-10-25 2015-04-30 Raytheon Company Focal plane array packaging using isostatic pressure processing
US20150163425A1 (en) * 2013-12-09 2015-06-11 Optiz, Inc Three Dimensional System-On-Chip Image Sensor Package
US20170301749A1 (en) * 2016-04-05 2017-10-19 International Business Machines Corporation High-density mim capacitors

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021262067A1 (en) * 2020-06-22 2021-12-30 Smoltek Ab Image sensor with nanostructure-based capacitors

Also Published As

Publication number Publication date
IL282248B (en) 2022-04-01
EP3888129A1 (en) 2021-10-06
US10879291B2 (en) 2020-12-29
IL282248A (en) 2021-05-31
JP2022501813A (en) 2022-01-06
JP7224444B2 (en) 2023-02-17
WO2020112279A1 (en) 2020-06-04

Similar Documents

Publication Publication Date Title
US10236229B2 (en) Stacked silicon package assembly having conformal lid
US5869896A (en) Packaged electronic module and integral sensor array
JP5418918B2 (en) Stacked microelectronic devices and methods for manufacturing stacked microelectronic devices
CN103620773B (en) Many wafers back side stacking of two or more wafers
KR102247916B1 (en) Semiconductro pacakages having stepwised stacking structures
US10930645B2 (en) Semiconductor devices with package-level configurability
US9559079B2 (en) Semiconductor stack packages
US9117721B1 (en) Reduced thickness and reduced footprint semiconductor packaging
JP2001007278A (en) Semiconductor memory device
KR20210050587A (en) Semiconductor device assemblies including multiple shingled stacks of semiconductor dies
US7375422B2 (en) Stacked-type semiconductor package
TW201911486A (en) Semiconductor device assembly with annular interposer
US10879291B2 (en) Stacked sensor with integrated capacitors
US11424206B2 (en) Chip package module including flip-chip ground pads and power pads, and wire-bonding ground pads and power pads
US7106079B2 (en) Using an interposer to facilate capacitive communication between face-to-face chips
US9853015B1 (en) Semiconductor device with stacking chips
TW201904000A (en) Semiconductor device assembly having a cover including circuit components
US20120286426A1 (en) Semiconductor device
TWI829297B (en) Image sensor package using cover glass formed with groove and manufacturing method thereof
US11227854B2 (en) Semiconductor package
CN219937034U (en) Semiconductor package
KR20240031790A (en) Stacked semiconductor packages
CN202443967U (en) Wafer superposition packaging structure
CN100505250C (en) Semiconductor packaging device
US20040150094A1 (en) Stacked structure of integrated circuits

Legal Events

Date Code Title Description
AS Assignment

Owner name: RAYTHEON COMPANY, MASSACHUSETTS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MALONE, NEIL R.;KILCOYNE, SEAN P.;HARRIS, MICKY;SIGNING DATES FROM 20181121 TO 20181127;REEL/FRAME:047595/0903

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STCF Information on status: patent grant

Free format text: PATENTED CASE