US20200145105A1 - Host-equalized optical links - Google Patents
Host-equalized optical links Download PDFInfo
- Publication number
- US20200145105A1 US20200145105A1 US16/418,458 US201916418458A US2020145105A1 US 20200145105 A1 US20200145105 A1 US 20200145105A1 US 201916418458 A US201916418458 A US 201916418458A US 2020145105 A1 US2020145105 A1 US 2020145105A1
- Authority
- US
- United States
- Prior art keywords
- host
- optical
- equalized
- equalization
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000003287 optical effect Effects 0.000 title claims abstract description 193
- 239000013307 optical fiber Substances 0.000 claims description 24
- 230000015556 catabolic process Effects 0.000 claims description 5
- 238000006731 degradation reaction Methods 0.000 claims description 5
- 238000004891 communication Methods 0.000 description 37
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 13
- 229910052802 copper Inorganic materials 0.000 description 13
- 239000010949 copper Substances 0.000 description 13
- 208000022010 Lhermitte-Duclos disease Diseases 0.000 description 7
- 238000010586 diagram Methods 0.000 description 7
- 230000006870 function Effects 0.000 description 4
- 239000000835 fiber Substances 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 239000006185 dispersion Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/40—Transceivers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/25—Arrangements specific to fibre transmission
- H04B10/2507—Arrangements specific to fibre transmission for the reduction or elimination of distortion or dispersion
- H04B10/25073—Arrangements specific to fibre transmission for the reduction or elimination of distortion or dispersion using spectral equalisation, e.g. spectral filtering
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/50—Transmitters
- H04B10/501—Structural aspects
- H04B10/503—Laser transmitters
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/50—Transmitters
- H04B10/501—Structural aspects
- H04B10/503—Laser transmitters
- H04B10/504—Laser transmitters using direct modulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/60—Receivers
- H04B10/66—Non-coherent receivers, e.g. using direct detection
- H04B10/69—Electrical arrangements in the receiver
- H04B10/697—Arrangements for reducing noise and distortion
- H04B10/6971—Arrangements for reducing noise and distortion using equalisation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J14/00—Optical multiplex systems
- H04J14/02—Wavelength-division multiplex systems
Definitions
- the embodiments discussed herein are related to communication modules and optical communication systems.
- some embodiments relate to host-equalized optical links.
- Communication links may be used to communicate data and information between host systems.
- copper or non-optical communication links may be implemented between the host systems.
- the copper or non-optical links may suffer from data rate limitations among other inefficiencies.
- optical communication links may be implemented between the host systems.
- the optical communication links may increase data rates relative to the copper or non-optical links and provide other advantages.
- the optical communication links may be more complex and may consume more power than the copper or non-optical communication links.
- An example embodiment may include a host-equalized optical transceiver.
- the host-equalized optical transceiver may include a driver analog interface, a linear laser diode driver (LLDD), and an optical transmitter.
- the driver analog interface may be configured to interface with a host integrated circuit (IC) of a host system.
- the LLDD may be directly electrically coupled to a host IC of the host system via the driver analog interface.
- the LLDD may be configured to receive an equalized electrical data signal directly from the host IC via the driver analog interface and to generate a driving signal based on the equalized electrical data signal.
- the equalized electrical data signal may be a linear signal.
- the optical transmitter may be electrically coupled to the LLDD.
- the optical transmitter may be configured to receive the driving signal from the LLDD and to generate an optical signal that is representative of the driving signal.
- the host-equalized optical link may include a first host-equalized optical transceiver, an optical fiber, and a second host-equalized optical transceiver.
- the first host-equalized optical transceiver may include a driver analog interface, an LLDD, and an optical transmitter.
- the driver analog interface is configured to interface with a first host IC of the first host system.
- the LLDD may be directly electrically coupled to the first host IC via the driver analog interface.
- the LLDD may be configured to receive an equalized electrical data signal directly from the first host IC via the driver analog interface and to generate a driving signal based on the equalized electrical data signal.
- the equalized electrical data signal may be a linear signal.
- the optical transmitter may be electrically coupled to the LLDD.
- the optical transmitter may be configured to receive the driving signal from the LLDD and to generate an optical data signal that is representative of the driving signal.
- the second host-equalized optical transceiver may include an amplifier analog interface, an optical receiver, and a linear transimpedence amplifier (LTIA).
- the optical receiver may be communicatively coupled to the optical transmitter of the first host-equalized optical transceiver via the optical fiber.
- the optical receiver may be configured to receive optical data signals communicated along the optical fiber and to convert the received optical data signals to electrical data signals that are representative of the received optical signals.
- the electrical data signals may include one or more degraded characteristics.
- the LTIA may be electrically coupled to the optical receiver and directly electrically coupled to a second host IC of the second host system via the amplifier analog interface.
- the LTIA may be configured to receive the electrical data signals from the optical receiver and communicate amplified electrical signals directly to the host IC via the amplifier analog interface.
- the amplified electrical signals may include the degraded characteristics.
- FIG. 1 is a block diagram of an example link-equalized optical communication system
- FIG. 2 is a block diagram of an example host-equalized optical communication system
- FIG. 3 is a block diagram of an example host-equalized wavelength division multiplex optical communication system.
- FIG. 4 is a block diagram of an example host-equalized parallel optical communication system
- Communication links may be implemented between host systems.
- the communication links may communicate data and information between the host systems.
- the host systems may include host integrated circuits that are configured to interface with the communication modules of the communication links.
- the host ICs may perform some equalization and correction of electrical data signals communicated between the host systems and the communication modules of the communication links.
- the communication links may implement optical communication modules such as optical transceiver modules.
- a first optical transceiver module may be implemented in a first of the host systems and a second optical transceiver module may be implemented in a second of the host systems.
- equalization and correction may be performed by the communication link.
- the optical communication modules may include a transmitter equalization circuit and/or a receiver equalization circuit such as a clock and data recovery (CDR) circuit.
- the transmitter equalization circuit and/or the receiver equalization circuit may perform equalization and correction operations that may compensate or reduce degraded characteristics of optical data signals communicated between the host systems.
- CDR clock and data recovery
- the equalization and correction operations performed by the communication link consume power.
- the transmitter equalization circuit and/or the receiver equalization circuit that perform the equalization and correction operations increase the complexity of the optical communication modules.
- some embodiments described in this disclosure include host-equalized communication links.
- optical communication modules may omit the transmitter equalization circuit and/or the receiver equalization circuit.
- the host-equalized communication links rely on the host ICs to perform the equalization and correction operations.
- Some embodiments of the host-equalized communication links may include analog interfaces between the optical communication modules and the host ICs.
- linear components such as linear transimpedance amplifiers (LTIAs) and linear laser diode drivers (LLDDs) may be implemented that are directly electrically coupled to the host ICs.
- LTIAs linear transimpedance amplifiers
- LLDDs linear laser diode drivers
- FIG. 1 illustrates a block diagram of a link-equalized optical system 50 .
- the link-equalized optical system 50 may represent a conventional optical system.
- the link-equalized optical system 50 may include a first host system 101 A that is optically connected to a second host system 101 B via a link-equalized optical link 151 .
- the first host system 101 A may communicate data and information to the second host system 101 B via the link-equalized optical link 151 .
- the first host system 101 A may receive data and information from the second host system 101 B via the link-equalized optical link 151 .
- the link-equalized optical link 151 may include a first equalization transceiver 121 A that is optically coupled to a second equalization transceiver 121 B via one or more optical fibers 127 A and 127 B (generally, optical fiber 127 or optical fibers 127 ).
- the first equalization transceiver 121 A and the second equalization transceiver 121 B may be collectively referred to as equalization transceivers 121 .
- the optical fibers 127 may include a flexible glass or plastic fiber on which optical data signals may be communicated from the first equalization transceiver 121 A to the second equalization transceiver 121 B.
- the optical fibers 127 may include single mode fiber (SMF).
- the optical fibers 127 may include multimode fiber (MMF).
- the equalization transceivers 121 may include optical transmitters 110 A or 110 B (generally, TX 110 or TXs 110 ), a laser driver diode 105 A and 105 B (generally, LDD 105 or LDDs 105 ) and transmitter equalization circuit 123 (in FIG. 1 , “TX_EQ”).
- the TXs 110 may include any device capable of converting an electrical signal to an optical signal.
- the optical data signal generated by the TXs 110 is representative of the electrical signal.
- Some examples of the TXs 110 may include a semiconductor laser, a Fabry-Perot (FP) laser, a vertical cavity surface-emitting laser (VCSEL), and the like.
- the LDDs 105 provide an electrical data signal in the form of an electrical current to the TXs 110 .
- the equalization transceivers 121 may include optical receivers 112 A and 112 B (generally, RX 112 or RXs 112 ), a transimpedance amplifier 107 A and 107 B (generally, TIA 107 or TIAs 107 ), and receiver equalization circuit 125 (in FIG. 1 , “RX_EQ”).
- RX 112 may include a photodiode.
- the first host system 101 A and the second host system 101 B may include a host integrated circuit (IC) 113 A and 113 B (generally, host IC 113 or host ICs 113 ).
- the host ICs 113 may include host equalization circuit 103 (in FIG. 1 , Host EQ).
- an optical data signal may be received at the RX 112 A.
- the received optical data signal may include some degraded characteristics.
- the received optical data signal may include signal loss, attenuation, dispersion, some other signal degradation, or some combination thereof.
- the RX 112 may generate an electrical data signal that is representative of the received optical data signal. Generated electrical data signals may include some or all of the degraded characteristics of the received optical data signal.
- the electrical data signal may be communicated to the TIA 107 A.
- the TIA 107 A may amplify the electrical data signal and may communicate an amplified electrical data signal to the receiver equalization circuit 125 .
- the receiver equalization circuit 125 may be configured to equalize the amplified electrical data signal.
- Equalization includes any electrical signal distortion or optical signal distortion that counteracts effect of limited bandwidth along a communication link.
- Equalization operations may include a CDR, a decision feedback equalization (DFE), decision directed (DD) equalization, least mean squared (LMS) equalization, and the like.
- the receiver equalization circuit 125 may include a CDR circuit, a DFE circuit, a DD circuit, an LMS equalization circuit, some combination thereof, or similar equalization circuits. Equalization performed by the receiver equalization circuit 125 may reduce the degraded characteristics in the amplified electrical data signal and generate an equalized electrical data signal.
- the equalized electrical data signal may be communicated to the host IC 113 along a receiver link portion 117 .
- the equalized electrical data signal may be a digital signal.
- the receiver link portion 117 may be up to about twelve inches in length from the receiver equalization circuit 125 and the host IC 113 A.
- the receiver link portion 117 may include copper traces and other copper components.
- copper includes components comprised of non-optical materials and/or electrically conductive materials such as copper.
- the equalization performed by the receiver equalization circuit 125 may be based on a link equalization signal from the second equalization transceiver 121 B.
- the link equalization signal may include equalization/link status information. For example, tap coefficient information used in the receiver equalization circuit 125 may be communicated from the second equalization transceiver 121 B.
- the link equalization signal may be encoded on the optical data signal communicated between the equalization transceivers 121 and/or may be communicated via a supervisory channel between the equalization transceivers 121 .
- the host equalization circuit 103 may be configured to receive the equalized electrical data signal.
- the equalized electrical data signal received at the host equalization circuit 103 may be degrade as it travels from the receiver equalization circuit 125 to the host IC 113 A on the receiver link portion 117 .
- the host equalization circuit 103 may reduce degradation imposed on the equalized electrical data signal by the receiver link portion 117 .
- the first equalization transceiver 121 A may communicate optical data signals to the second equalization transceiver 121 B via the optical fibers 127 .
- the optical data signals may be representative of an electrical data signal communicated from the first host system 101 A to the transmitter equalization circuit 123 via a transmitter link portion 129 .
- the electrical data signal may be a digital signal.
- the host equalization circuit 103 of the host IC 113 A may be configured to equalize the electrical data signal prior to communication to the transmitter equalization circuit 123 .
- the electrical data signal may degrade.
- the transmitter link portion 129 may be up to about twelve inches in length and may include copper components.
- the transmitter equalization circuit 123 may receive the electrical data signal that may be degraded.
- the transmitter equalization circuit 123 may be configured to equalize the electrical data signal and reduce degradation in the received electrical data signal.
- the equalization performed by the transmitter equalization circuit 123 may be based on a link equalization signal communicated from the second equalization transceiver 121 B.
- the link equalization signal may include equalization/link status information, which may be encoded on the optical data signal communicated between the equalization transceivers 121 and/or may be communicated via the supervisory channel between the equalization transceivers 121 .
- the transmitter equalization circuit 123 may communicate an equalized electrical data signal to the LDD 105 A.
- the LDD 105 A may generate a laser driving signal based on the equalized electrical data signal.
- the laser driving signal may be communicated to the TX 110 .
- the TX 110 A may generate the optical data signal based on the laser driving signal.
- the optical data signal may be communicated along the optical fiber 127 to the second equalization transceiver 121 B.
- the optical data signal may be processed at the second equalization transceiver 121 B in a similar fashion as to that described above with respect to the first equalization transceiver 121 A.
- the transmitter equalization circuits 123 and/or the receiver equalization circuits 125 are configured to equalize data signals to compensate for the optical portions (e.g., the optical fibers 127 , the RX 112 , the TX 110 , or some combination thereof) of the link-equalized optical link 151 .
- the host equalization circuits 103 may equalize for the transmitter link portion 129 and the receiver link portion 117 and corresponding portions of the link in the second equalization transceiver 121 B.
- the equalization performed by the transmitter equalization circuits 123 and/or the receiver equalization circuits 125 consumes power.
- inclusion of the transmitter equalization circuits 123 and the receiver equalization circuits 125 increases complexity of the equalization transceivers 121 .
- FIG. 2 represents a host-equalized optical system 100 .
- the host-equalized optical system 100 may include a first host system 102 A that is optically connected to a second host system 102 B via a host-equalized optical link 150 .
- the first host system 102 A may communicate data and information to the second host system 102 B via the host-equalized optical link 150 .
- the first host system 102 A may receive data and information from the second host system 102 B via the host-equalized optical link 150 .
- the data communicated in the host-equalized optical system 100 may include linear signals end-to-end.
- equalization is performed by the first host system 102 A and the second host system 102 B instead of by one or more components of the host-equalized optical link 150 .
- the host-equalized optical link 150 may include a first host-equalized optical transceiver 104 A that is optically coupled to a second host-equalized optical transceiver 104 B via one or more optical fibers 127 .
- the first host-equalized optical transceiver 104 A and the second host-equalized optical transceiver 104 B may be collectively referred to as “host-equalized transceiver 104 ” or “host-equalized transceivers 104 .”
- the host-equalized transceivers 104 may be physically and releasably coupled to the optical fibers 127 .
- Optical data signals may be communicated between the first host-equalized transceiver 104 A and the second host-equalized transceiver 104 B via the optical fibers 127 .
- one or both of the host-equalized transceivers 104 may be permanently attached to one or both of the host systems 102 A and 102 B or may be electrically pluggable to one or both of the host systems 102 A and 102 B.
- the host-equalized transceivers 104 may include a solder-down transceiver (e.g., a mid board optical (MB) transceiver).
- MB mid board optical
- the host-equalized optical link 150 may include an active optical cable (AOC).
- the AOC may include the host-equalized transceivers 104 that are permanently or semi-permanently attached to the optical fibers 127 .
- the host-equalized transceivers 104 implemented in the AOC may be functionally similar to the host-equalized transceivers 104 implemented in the host-equalized optical link 150 with the optical fibers 127 .
- One or both of the host-equalized transceiver 104 may include the TXs 110 described with reference to FIG. 1 .
- some embodiments of the host-equalized transceivers 104 may implement a VCSEL as the TX 110 .
- the TX 110 may be optically coupled to one of the optical fibers 127 . Accordingly, optical data signals generated by the TX 110 are communicated along the optical fibers 127 to one of the RX 112 .
- the host-equalized transceivers 104 may also include a linear laser driver diode 106 A and 106 B (generally, LLDD 106 or LLDDs 106 ).
- the LLDDs 106 may include a low power linear laser driver diode that is electrically coupled to one of the TXs 110 and directly electrically coupled to host ICs 114 A and 114 B (generally, host IC 114 or host ICs 114 ) implemented in the first host system 102 A and/or the second host system 102 B.
- the host ICs 114 may be built using complementary metal-oxide semiconductor (CMOS) technology.
- CMOS complementary metal-oxide semiconductor
- the LLDDs 106 may be directly electrically coupled to the host ICs 114 via driver analog interfaces 154 .
- the driver analog interfaces 154 may be copper interfaces.
- the host-equalized transceivers 104 do not include transmitter equalization circuits 123 described with reference to FIG. 1 .
- the transmitter equalization circuits 123 are positioned between the LDD 105 and the host ICs 113 .
- the host-equalized transceivers 104 do not include the transmitter equalization circuits 123 and instead are directly electrically coupled to the host ICs 114 via the driver analog interfaces 154 .
- the transmitter equalization circuits 123 may be omitted because equalization functions that are performed by the transmitter equalization circuits 123 in the link-equalized optical system 50 of FIG. 1 may be performed by host ICs 114 in the host-equalized optical link 150 .
- the host ICs 113 of the link-equalized optical system 50 only equalized the copper portions of the transmitter link portion 129 .
- the host ICs 114 in the host-equalized optical link 150 equalize the entire link e.g., from the first host system 102 A to the second host system 102 B.
- the host-equalized transceivers 104 may include the RX 112 described with reference to FIG. 1 .
- the RX 112 may be optically coupled to one of the optical fibers 127 . Accordingly, optical data signals may be received from the optical fibers 127 from one of the optical transmitters 110 A and 110 B.
- the host-equalized transceivers 104 may also include linear TIAs 108 A and 108 B (generally, LTIA 108 or LTIAs 108 ).
- the LTIAs 108 may be directly electrically coupled to the host ICs 114 via amplifier analog interfaces 156 .
- the amplifier analog interfaces 156 may be copper interfaces.
- the host-equalized transceivers 104 do not include receiver equalization circuits 125 described with reference to FIG. 1 .
- the receiver equalization circuits 125 are positioned between the TIAs 108 and the host ICs 113 .
- the host-equalized transceivers 104 do not include the receiver equalization circuits 125 and instead the LTIAs 108 are directly electrically coupled to the host ICs 114 via the amplifier analog interfaces 156 .
- the receiver equalization circuits 125 may be omitted because equalization functions that are performed by the receiver equalization circuits 125 in the link-equalized optical system 50 of FIG. 1 may be performed by host ICs 114 in the host-equalized optical link 150 . As stated above, the host ICs 113 of the link-equalized optical system 50 only equalized the copper portions of the receiver link portion 117 . In contrast, the host ICs 114 in the host-equalized optical link 150 equalize the entire link e.g., from the first host system 102 A to the second host system 102 B.
- the host ICs 114 of FIG. 2 include host equalization circuits 128 A and 128 B (generally, host equalization circuit 128 or circuits 128 ) (in FIG. 2 “Host EQ”).
- the host equalization circuits 128 may be configured to equalize data signals communicated to the LLDDs 106 and/or received from the LTIAs 108 .
- the host equalization circuits 128 may perform equalization along the entire host-equalized optical link 150 .
- the host ICs 114 of FIG. 2 may work in conjunction across the host-equalized optical link 150 to equalize the entire host-equalized optical link 150 .
- the first host system 102 A may communicate an electrical data signal to the LLDD 106 A via the driver analog interface 154 .
- the host equalization circuit 128 Prior to communication of the electrical data signal to the LLDD 106 A, the host equalization circuit 128 may be configured to equalize the electrical data signal.
- optical data signals received at the RX 112 may be degraded.
- the RX 112 may generate electrical data signals that are representative of the optical data signals.
- the electrical data signals generated by the RX 112 may include degraded characteristics of the received optical signals.
- the RX 112 may communicate the electrical data signals that include the degraded characteristics to the LTIA 108 .
- the LTIA 108 may amplify the electrical data signals.
- Amplified electrical data signals output by the LTIA 108 may include the degraded characteristics or some representation thereof.
- the amplified electrical data signals may be communicated to the host IC 114 via the amplifier analog interfaces 156 .
- the host IC 114 then performs one or more equalization operations to reduce the degraded characteristics of the amplified electrical data signals.
- the equalization performed by the host IC 114 may be based on a link equalization signal communicated between the first host system 102 A and the second host system 102 B.
- the link equalization signal may be representative of information used in correction and equalization of the optical signal generated by the optical transmitter and the optical signal received by the optical receiver.
- the link equalization signal may include equalization/link status information.
- the equalization/link status information may include tap coefficient information used in the host equalization circuit 128 of the host IC 114 , which may be communicated between the first host system 102 A and the second host system 102 B.
- the equalization/link status information of the link equalization signal may be encoded on the optical data signal communicated between the first host system 102 A and the second host system 102 B and/or may be communicated via a supervisory channel between the first host system 102 A and the second host system 102 B.
- the link equalization signal may be received at the LLDDs 106 from the host IC 114 .
- the LLDDs 106 and/or the TXs 110 may encode a supervisory signal on the optical data signal that includes the link equalization signal and/or equalization/link status information.
- the host equalization circuits 128 may include a CDR circuit 124 and/or an FFE/DFE 126 circuit. In some embodiments, the host equalization circuits 128 may include other circuits configured to perform other equalization operations.
- the host-equalized transceivers 104 may include digital diagnostic modules 122 .
- the digital diagnostic modules 122 may be configured to collect data indicative of operating characteristics (e.g., temperature) of one or more of the LTIAs 108 , the RXs 112 , the TXs 110 , and the LLDDs 106 .
- the digital diagnostic modules 122 may be configured to communicate the collected data to the host ICs 114 .
- the host ICs 114 may implement a change to one or more of the LTIAs 108 , the RXs 112 , the TXs 110 , and the LLDDs 106 based on the collected data or may adjust an operating parameter of one or more of the LTIAs 108 , the RXs 112 , the TXs 110 , and the LLDDs 106 .
- the electrical data signals communicated on driver analog interface 154 may be linear and/or analog. Accordingly, the LLDD 106 can receive the electrical data signal and generate a corresponding driving signal for the TX 110 . Similarly, the LTIAs 108 may communicate a linear and/or analog signal along the amplifier analog interfaces 156 to the host IC 114 .
- the driver analog interfaces 154 and the amplifier analog interfaces 156 may be shorter than the receiver link portion 117 and the transmitter link portion 129 implemented in the embodiment of FIG. 1 .
- the receiver link portion 117 and the transmitter link portion 129 may include a length of up to about twelve inches.
- the driver analog interface 154 and the amplifier analog interface 156 may be 66-80% of the length of the receiver link portion 117 and the transmitter link portion 129 .
- the driver analog interface 154 and the amplifier analog interface 156 may be about six inches.
- the TX 110 and the RX 112 may include transmitters and receivers with an increased bandwidth relative to the TX 110 and RX 112 implemented in the embodiment of FIG. 1 .
- An increase in the bandwidth may compensate for any degradation in the optical data signals or electrical data signals communicated in the host-equalized optical link 150 .
- the host-equalized optical link 150 may be implemented in host-equalized optical system 100 in which little overall equalization is necessary.
- the host-equalized optical system 100 may implement a DFE architecture implementing three or fewer tap coefficients. Accordingly, the host-equalized optical link 150 may be implemented in the host-equalized optical system 100 with little or no changes to equalization capabilities or the first host system 102 A or the second host system 102 B.
- Implementation of the host-equalized optical link 150 may reduce the complexity of the host-equalized optical system 100 and reduce power consumption of the host-equalized optical link 150 .
- the host-equalized optical system 100 may include an optical link that is configured to communicate at a data rate of 25 gigabits per second (G), a data rate of to 28 G, or a higher data rate.
- power consumption of the host-equalized transceivers 104 may decrease by about 500 milliWatts (mW).
- the host-equalized transceiver 104 may include only one of the driver analog interface 154 directly electrically coupled to the LLDD 106 or the amplifier analog interface 156 directly electrically coupled to the LTIA 108 .
- the host-equalized transceiver 104 may include the driver analog interface 154 , the LLDD 106 , the TX 110 of FIG. 2 and the receiver equalization circuit 125 , the receiver link portion 117 , the TIA 107 , and the RX 112 of FIG. 1 .
- the host-equalized transceiver 104 may include the amplifier analog interface 156 , the LTIA 108 , the RX 112 of FIG. 2 and the transmitter equalization circuit 123 , the LDD 105 , and the TX 110 of FIG. 1 .
- the host-equalized transceivers 104 in the host-equalized optical link 150 may not be identical.
- FIG. 3 is a block diagram of host-equalized wave division multiplex (WDM) optical system 300 .
- the host-equalized WDM optical system 300 is configured to communicate a WDM optical signal between a first WDM host system 310 A and a second WDM host system 310 B.
- the first WDM host system 310 A and the second WDM host system 310 B may include host ICs 314 A and 314 B (generally, host IC 314 or host ICs 314 ).
- the host ICs 314 may include host equalization circuits 128 described with reference to FIG. 2 .
- the host equalization circuits 128 may be configured to equalize the WDM optical signal from the first WDM host system 310 A to the second WDM host system 310 B.
- equalization may not be performed by transmitter portions 302 A- 302 C (TX portion 302 or TX portions 302 ) or receiver portions 312 A- 312 C (RX portion 312 or RX portions 312 ).
- the TX portions 302 may not include transmitter equalization circuits (e.g., the transmitter equalization circuits 123 of FIG. 1 ).
- RX portions 312 may not include receiver equalization circuits (e.g., the receiver equalization circuits 125 of FIG. 1 ).
- the TX portions 302 may include components (e.g., LLDD 106 and TX 110 ) and functionalities similar to those of the host-equalized transceivers 104 described with reference to FIG. 2 .
- the TX portions 302 may include the TX 110 and the LLDD 106 .
- the LLDDs 106 are directly electrically coupled to the host IC 314 via driver analog interfaces 304 A- 304 C (generally, driver analog interface 304 or driver analog interfaces 304 ).
- the RX portions 312 may include components (e.g., LTIA 108 and RX 112 ) and functionalities similar to those of the host-equalized transceivers 104 described with reference to FIG. 2 .
- the RX portions 312 may include the RX 112 and the LTIA 108 .
- the LTIAs 108 are directly electrically coupled to the host IC 314 via amplifier analog interfaces 320 A- 320 C (generally, amplifier analog interface 320 or amplifier analog interfaces 320 ).
- the first WDM host system 310 A may be configured to communicate multiple electrical data signals along the driver analog interfaces 304 to the TX portions 302 .
- the electrical data signals communicated along the driver analog interfaces 304 may be equalized by the host equalization circuit 128 of the host IC 314 .
- the LLDDs 106 may receive the electrical data signals and generate driving signals that are communicated to the TXs 110 .
- the TXs 110 each generate an optical data signal of a particular wavelength.
- the optical data signals are multiplexed by a multiplexer 303 onto the WDM optical data signal.
- the WDM optical data signal is communicated along an optical fiber 305 to a demultiplexer 307 .
- the demultiplexer 307 separates or demultiplexes the WDM optical data signal into multiple optical data signals of the particular wavelengths. Each of the multiple optical data signals may have degraded during communication.
- Each of the RXs 112 of the RX portions 312 may receive one of the multiple optical data signals.
- the RXs 112 may generate electrical data signals representative of the received optical data signals.
- the generated electrical data signals may include degraded characteristics of optical data signals.
- the RXs 112 may communicate the electrical data signals having the degraded characteristics to the LTIAs 108 .
- the LTIAs 108 may amplify the electrical data signals having the degraded characteristics.
- the amplified electrical data signals may be communicated to the host IC 314 without equalization being performed via the amplifier analog interfaces 320 .
- the host equalization circuit 128 at the second WDM host system 310 B may perform one or more equalization operations on the amplified electrical data signals to reduce or remove the degraded characteristics.
- Some or all of the equalization performed by the host equalization circuit 128 may be based on equalization/link status information communicated between the first WDM host system 310 A and the second WDM host system 310 B.
- tap coefficient information used in the host equalization circuit 128 may be communicated between the first WDM host system 310 A and the second WDM host system 310 B.
- the equalization/link status information may be encoded on the WDM optical data signal and/or may be communicated via a supervisory channel between the first WDM host system 310 A and the second WDM host system 310 B.
- the host-equalized WDM optical system 300 there are three TX portions 302 . In other embodiments, the host-equalized WDM optical system 300 may include fewer than three or greater than three TX portions 302 . In addition, in the host-equalized WDM optical system 300 , there are three RX portions 312 . In other embodiments, host-equalized WDM optical system 300 may include fewer than three or greater than three RX portions 312 .
- FIG. 4 is a block diagram of host-equalized parallel optical system 400 .
- the host-equalized parallel optical system 400 is configured to communicate a parallel optical signal between a first parallel host system 410 A and a second parallel host system 410 B.
- the first parallel host system 410 A and the second parallel host system 410 B may include host ICs 414 A and 414 B (generally, host IC 414 or host ICs 414 ).
- the host ICs 414 may include host equalization circuits 128 described with reference to FIGS. 2 and 3 .
- the host equalization circuits 128 may be configured to equalize the parallel optical signal from the first parallel host system 410 A to the second parallel host system 410 B.
- equalization may not be performed by transmitter portions 402 A- 402 D (TX portion 402 or TX portions 402 ) or receiver portions 412 A- 412 D (RX portion 412 or RX portions 412 ).
- the TX portions 402 may not include transmitter equalization circuits (e.g., the transmitter equalization circuits 123 of FIG. 1 ).
- the RX portions 412 may not include receiver equalization circuits (e.g., the receiver equalization circuits 125 of FIG. 1 ).
- the TX portions 402 may include components (e.g., LLDD 106 and TX 110 ) and functionalities similar to those of the host-equalized transceivers 104 described with reference to FIG. 2 .
- the TX portions 402 may include the TX 110 and the LLDD 106 .
- the LLDDs 106 are directly electrically coupled to the host IC 414 via driver analog interfaces 404 A- 404 D (generally, driver analog interface 404 or driver analog interfaces 404 ).
- the RX portions 412 may include components (e.g., LTIA 108 and RX 112 ) and functionalities similar to those of the host-equalized transceivers 104 described with reference to FIG. 2 .
- the RX portions 412 may include the RX 110 and the LTIA 108 .
- the LTIAs 108 are directly electrically coupled to the host IC 414 via amplifier analog interfaces 420 A- 420 D (generally, amplifier analog interface 420 or amplifier analog interfaces 420 ).
- two TX portions 402 interface with the first parallel host system 410 A and two TX portions 402 interface with the second parallel host system 410 B.
- two RX portions 412 interface with the first parallel host system 410 A and two RX portions 412 interface with the second parallel host system 410 B.
- the two TX portions 412 interfaced with the first parallel host system 410 A may be configured to generate optical data signals that are communicated to the RX portions 412 interfaced with the second parallel host system 410 B.
- the two TX portions 402 interfaced with the second parallel host system 410 B may be configured to generate optical data signals that are communicated to the RX portions 412 interfaced with the first parallel host system 410 A.
- the parallel host systems 410 A and 410 B of FIG. 4 may be configured to communicate multiple electrical data signals along the driver analog interfaces 404 to the TX portions 402 .
- the electrical data signals communicated along the driver analog interfaces 404 may be equalized by the host equalization circuit 128 of the host IC 414 .
- the LLDDs 106 may receive the electrical data signals and generate driving signals.
- the driving signals are communicated to the TXs 110 .
- the TXs 110 each generate an optical data signal.
- the optical data signals are communicated along an optical cable 403 that includes multiple optical fibers 127 as parallel optical data signals.
- the parallel optical data signals are communicated along the optical cable 403 .
- the parallel optical data signals may degrade as they are communicated along the optical cable 403 .
- the RXs 112 of the RX portions 412 may receive one of the parallel optical data signals.
- the RXs 112 may generate electrical data signals representative of the received optical data signals.
- the generated electrical data signals may include degraded characteristics of optical data signals.
- the RXs 112 may communicate the electrical data signals having the degraded characteristics to the LTIAs 108 .
- the LTIAs 108 may amplify the electrical data signals having the degraded characteristics.
- the amplified electrical data signals may be communicated to the host IC 414 via the amplifier analog interfaces 420 .
- the amplified electrical data signals communicated to the host IC 414 are not equalized prior to communication to the host IC 414 .
- the host equalization circuit 128 may perform one or more equalization operations on the amplified electrical data signals to reduce or remove the degraded characteristics.
- Some or all of the equalization performed by the host equalization circuit 128 may be based on equalization/link status information communicated between the first parallel host system 410 A and the second parallel host system 410 B.
- tap coefficient information used in the host equalization circuit 128 may be communicated between the first parallel host system 410 A and the second parallel host system 410 B.
- the equalization/link status information may be encoded on the parallel optical data signal and/or may be communicated via one or more supervisory channels between the first parallel host system 410 A and the second parallel host system 410 B.
- the host-equalized parallel optical system 400 there are four TX portions 402 . In other embodiments, the host-equalized parallel optical system 400 may include fewer than four or greater than four TX portions 402 . In addition, in the host-equalized parallel optical system 400 , there are four RX portions 412 . In other embodiments, the host-equalized parallel optical system 400 may include fewer than four or greater than four RX portions 412 .
- inventions described herein may include the use of a special purpose or general-purpose computer including various computer hardware or software modules, as discussed in greater detail below.
- Such computer-readable media may be any available media that may be accessed by a general purpose or special purpose computer.
- Such computer-readable media may comprise non-transitory computer-readable storage media including RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other non-transitory storage medium which may be used to carry or store desired program code means in the form of computer-executable instructions or data structures and which may be accessed by a general purpose or special purpose computer. Combinations of the above should also be included within the scope of computer-readable media.
- Computer-executable instructions may include, for example, instructions and data which cause a general purpose computer, special purpose computer, or special purpose processing device to perform a certain function or group of functions.
- module or “component” may refer to specific hardware implementations configured to perform the operations of the module or component and/or software objects or software routines that may be stored on and/or executed by general purpose hardware (e.g., computer-readable media, processing devices, etc.) of the computing system.
- general purpose hardware e.g., computer-readable media, processing devices, etc.
- the different components, modules, engines, and services described herein may be implemented as objects or processes that execute on the computing system (e.g., as separate threads). While some of the system and methods described herein are generally described as being implemented in software (stored on and/or executed by general purpose hardware), specific hardware implementations or a combination of software and specific hardware implementations are also possible and contemplated.
- a “computing entity” may be any computing system as previously defined herein, or any module or combination of modulates running on a computing system.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Electromagnetism (AREA)
- Optics & Photonics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Optical Communication System (AREA)
Abstract
Description
- This application is a Continuation of U.S. patent application Ser. No. 15/085,752, filed Mar. 30, 2016, which is incorporated herein by reference in its entirety.
- The embodiments discussed herein are related to communication modules and optical communication systems. In particular, some embodiments relate to host-equalized optical links.
- Communication links may be used to communicate data and information between host systems. In some applications, copper or non-optical communication links may be implemented between the host systems. The copper or non-optical links may suffer from data rate limitations among other inefficiencies. In other applications, optical communication links may be implemented between the host systems. The optical communication links may increase data rates relative to the copper or non-optical links and provide other advantages. The optical communication links, however, may be more complex and may consume more power than the copper or non-optical communication links.
- The subject matter claimed herein is not limited to embodiments that solve any disadvantages or that operate only in environments such as those described above. Rather, this background is only provided to illustrate one example technology area where some embodiments described herein may be practiced.
- An example embodiment may include a host-equalized optical transceiver. The host-equalized optical transceiver may include a driver analog interface, a linear laser diode driver (LLDD), and an optical transmitter. The driver analog interface may be configured to interface with a host integrated circuit (IC) of a host system. The LLDD may be directly electrically coupled to a host IC of the host system via the driver analog interface. The LLDD may be configured to receive an equalized electrical data signal directly from the host IC via the driver analog interface and to generate a driving signal based on the equalized electrical data signal. The equalized electrical data signal may be a linear signal. The optical transmitter may be electrically coupled to the LLDD. The optical transmitter may be configured to receive the driving signal from the LLDD and to generate an optical signal that is representative of the driving signal.
- Another embodiment may include a host-equalized optical link configured to be implemented between a first host system and a second host system. The host-equalized optical link may include a first host-equalized optical transceiver, an optical fiber, and a second host-equalized optical transceiver. The first host-equalized optical transceiver may include a driver analog interface, an LLDD, and an optical transmitter. The driver analog interface is configured to interface with a first host IC of the first host system. The LLDD may be directly electrically coupled to the first host IC via the driver analog interface. The LLDD may be configured to receive an equalized electrical data signal directly from the first host IC via the driver analog interface and to generate a driving signal based on the equalized electrical data signal. The equalized electrical data signal may be a linear signal. The optical transmitter may be electrically coupled to the LLDD. The optical transmitter may be configured to receive the driving signal from the LLDD and to generate an optical data signal that is representative of the driving signal. The second host-equalized optical transceiver may include an amplifier analog interface, an optical receiver, and a linear transimpedence amplifier (LTIA). The optical receiver may be communicatively coupled to the optical transmitter of the first host-equalized optical transceiver via the optical fiber. The optical receiver may be configured to receive optical data signals communicated along the optical fiber and to convert the received optical data signals to electrical data signals that are representative of the received optical signals. The electrical data signals may include one or more degraded characteristics. The LTIA may be electrically coupled to the optical receiver and directly electrically coupled to a second host IC of the second host system via the amplifier analog interface. The LTIA may be configured to receive the electrical data signals from the optical receiver and communicate amplified electrical signals directly to the host IC via the amplifier analog interface. The amplified electrical signals may include the degraded characteristics.
- The object and advantages of the embodiments will be realized and achieved at least by the elements, features, and combinations particularly pointed out in the claims.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are not restrictive of the invention, as claimed.
- Example embodiments will be described and explained with additional specificity and detail through the use of the accompanying drawings in which:
-
FIG. 1 is a block diagram of an example link-equalized optical communication system; -
FIG. 2 is a block diagram of an example host-equalized optical communication system; -
FIG. 3 is a block diagram of an example host-equalized wavelength division multiplex optical communication system; and -
FIG. 4 is a block diagram of an example host-equalized parallel optical communication system, - all in accordance with at least one embodiment described herein.
- Communication links may be implemented between host systems. The communication links may communicate data and information between the host systems. The host systems may include host integrated circuits that are configured to interface with the communication modules of the communication links. The host ICs may perform some equalization and correction of electrical data signals communicated between the host systems and the communication modules of the communication links.
- In some applications, the communication links may implement optical communication modules such as optical transceiver modules. For example, a first optical transceiver module may be implemented in a first of the host systems and a second optical transceiver module may be implemented in a second of the host systems. In the communication links, including the optical communication modules, equalization and correction may be performed by the communication link. For instance, the optical communication modules may include a transmitter equalization circuit and/or a receiver equalization circuit such as a clock and data recovery (CDR) circuit. The transmitter equalization circuit and/or the receiver equalization circuit may perform equalization and correction operations that may compensate or reduce degraded characteristics of optical data signals communicated between the host systems.
- The equalization and correction operations performed by the communication link consume power. In addition, the transmitter equalization circuit and/or the receiver equalization circuit that perform the equalization and correction operations increase the complexity of the optical communication modules. Accordingly, some embodiments described in this disclosure include host-equalized communication links. In the host-equalized communication links, optical communication modules may omit the transmitter equalization circuit and/or the receiver equalization circuit. Instead of the transmitter equalization circuit and/or the receiver equalization circuit performing the equalization and correction operations, the host-equalized communication links rely on the host ICs to perform the equalization and correction operations. Some embodiments of the host-equalized communication links may include analog interfaces between the optical communication modules and the host ICs. Additionally, linear components such as linear transimpedance amplifiers (LTIAs) and linear laser diode drivers (LLDDs) may be implemented that are directly electrically coupled to the host ICs.
- Some additional details of these and other embodiments are described with reference to the appended figures. In the appended figures, structures and features with the same item numbers are substantially the same unless indicated otherwise.
-
FIG. 1 illustrates a block diagram of a link-equalizedoptical system 50. The link-equalizedoptical system 50 may represent a conventional optical system. The link-equalizedoptical system 50 may include afirst host system 101A that is optically connected to asecond host system 101B via a link-equalizedoptical link 151. For example, thefirst host system 101A may communicate data and information to thesecond host system 101B via the link-equalizedoptical link 151. In addition, thefirst host system 101A may receive data and information from thesecond host system 101B via the link-equalizedoptical link 151. - The link-equalized
optical link 151 may include afirst equalization transceiver 121A that is optically coupled to asecond equalization transceiver 121B via one or moreoptical fibers optical fiber 127 or optical fibers 127). Thefirst equalization transceiver 121A and thesecond equalization transceiver 121B may be collectively referred to as equalization transceivers 121. Theoptical fibers 127 may include a flexible glass or plastic fiber on which optical data signals may be communicated from thefirst equalization transceiver 121A to thesecond equalization transceiver 121B. In some embodiments, theoptical fibers 127 may include single mode fiber (SMF). In some embodiments, theoptical fibers 127 may include multimode fiber (MMF). - The equalization transceivers 121 may include
optical transmitters TX 110 or TXs 110), alaser driver diode FIG. 1 , “TX_EQ”). TheTXs 110 may include any device capable of converting an electrical signal to an optical signal. The optical data signal generated by theTXs 110 is representative of the electrical signal. Some examples of theTXs 110 may include a semiconductor laser, a Fabry-Perot (FP) laser, a vertical cavity surface-emitting laser (VCSEL), and the like. The LDDs 105 provide an electrical data signal in the form of an electrical current to theTXs 110. - The equalization transceivers 121 may include
optical receivers RX 112 or RXs 112), atransimpedance amplifier FIG. 1 , “RX_EQ”). An example of theRX 112 may include a photodiode. - The
first host system 101A and thesecond host system 101B may include a host integrated circuit (IC) 113A and 113B (generally, host IC 113 or host ICs 113). The host ICs 113 may include host equalization circuit 103 (inFIG. 1 , Host EQ). - In the link-equalized
optical system 50, an optical data signal may be received at theRX 112A. The received optical data signal may include some degraded characteristics. For example, the received optical data signal may include signal loss, attenuation, dispersion, some other signal degradation, or some combination thereof. - The
RX 112 may generate an electrical data signal that is representative of the received optical data signal. Generated electrical data signals may include some or all of the degraded characteristics of the received optical data signal. The electrical data signal may be communicated to theTIA 107A. TheTIA 107A may amplify the electrical data signal and may communicate an amplified electrical data signal to thereceiver equalization circuit 125. - The
receiver equalization circuit 125 may be configured to equalize the amplified electrical data signal. Equalization, as used in this disclosure, includes any electrical signal distortion or optical signal distortion that counteracts effect of limited bandwidth along a communication link. Equalization operations may include a CDR, a decision feedback equalization (DFE), decision directed (DD) equalization, least mean squared (LMS) equalization, and the like. - Accordingly, the
receiver equalization circuit 125 may include a CDR circuit, a DFE circuit, a DD circuit, an LMS equalization circuit, some combination thereof, or similar equalization circuits. Equalization performed by thereceiver equalization circuit 125 may reduce the degraded characteristics in the amplified electrical data signal and generate an equalized electrical data signal. The equalized electrical data signal may be communicated to the host IC 113 along areceiver link portion 117. The equalized electrical data signal may be a digital signal. - The
receiver link portion 117 may be up to about twelve inches in length from thereceiver equalization circuit 125 and thehost IC 113A. Thereceiver link portion 117 may include copper traces and other copper components. As used in this disclosure, the term “copper” includes components comprised of non-optical materials and/or electrically conductive materials such as copper. - Some or all of the equalization performed by the
receiver equalization circuit 125 may be based on a link equalization signal from thesecond equalization transceiver 121B. The link equalization signal may include equalization/link status information. For example, tap coefficient information used in thereceiver equalization circuit 125 may be communicated from thesecond equalization transceiver 121B. The link equalization signal may be encoded on the optical data signal communicated between the equalization transceivers 121 and/or may be communicated via a supervisory channel between the equalization transceivers 121. - The
host equalization circuit 103 may be configured to receive the equalized electrical data signal. The equalized electrical data signal received at thehost equalization circuit 103 may be degrade as it travels from thereceiver equalization circuit 125 to thehost IC 113A on thereceiver link portion 117. Thehost equalization circuit 103 may reduce degradation imposed on the equalized electrical data signal by thereceiver link portion 117. - In addition, the
first equalization transceiver 121A may communicate optical data signals to thesecond equalization transceiver 121B via theoptical fibers 127. The optical data signals may be representative of an electrical data signal communicated from thefirst host system 101A to thetransmitter equalization circuit 123 via atransmitter link portion 129. The electrical data signal may be a digital signal. Thehost equalization circuit 103 of thehost IC 113A may be configured to equalize the electrical data signal prior to communication to thetransmitter equalization circuit 123. - As the electrical data signal is communicated from the
host IC 113A to thetransmitter equalization circuit 123, the electrical data signal may degrade. Thetransmitter link portion 129 may be up to about twelve inches in length and may include copper components. Thetransmitter equalization circuit 123 may receive the electrical data signal that may be degraded. Thetransmitter equalization circuit 123 may be configured to equalize the electrical data signal and reduce degradation in the received electrical data signal. - Some or all of the equalization performed by the
transmitter equalization circuit 123 may be based on a link equalization signal communicated from thesecond equalization transceiver 121B. The link equalization signal may include equalization/link status information, which may be encoded on the optical data signal communicated between the equalization transceivers 121 and/or may be communicated via the supervisory channel between the equalization transceivers 121. - The
transmitter equalization circuit 123 may communicate an equalized electrical data signal to theLDD 105A. TheLDD 105A may generate a laser driving signal based on the equalized electrical data signal. The laser driving signal may be communicated to theTX 110. TheTX 110A may generate the optical data signal based on the laser driving signal. The optical data signal may be communicated along theoptical fiber 127 to thesecond equalization transceiver 121B. The optical data signal may be processed at thesecond equalization transceiver 121B in a similar fashion as to that described above with respect to thefirst equalization transceiver 121A. - In the link-equalized
optical system 50 thetransmitter equalization circuits 123 and/or thereceiver equalization circuits 125 are configured to equalize data signals to compensate for the optical portions (e.g., theoptical fibers 127, theRX 112, theTX 110, or some combination thereof) of the link-equalizedoptical link 151. In addition, in the link-equalizedoptical system 50, thehost equalization circuits 103 may equalize for thetransmitter link portion 129 and thereceiver link portion 117 and corresponding portions of the link in thesecond equalization transceiver 121B. The equalization performed by thetransmitter equalization circuits 123 and/or thereceiver equalization circuits 125 consumes power. Moreover, inclusion of thetransmitter equalization circuits 123 and thereceiver equalization circuits 125 increases complexity of the equalization transceivers 121. -
FIG. 2 represents a host-equalizedoptical system 100. The host-equalizedoptical system 100 may include afirst host system 102A that is optically connected to asecond host system 102B via a host-equalizedoptical link 150. For example, thefirst host system 102A may communicate data and information to thesecond host system 102B via the host-equalizedoptical link 150. In addition, thefirst host system 102A may receive data and information from thesecond host system 102B via the host-equalizedoptical link 150. The data communicated in the host-equalizedoptical system 100 may include linear signals end-to-end. In addition, in the host-equalizedoptical system 100, equalization is performed by thefirst host system 102A and thesecond host system 102B instead of by one or more components of the host-equalizedoptical link 150. - In some embodiments, the host-equalized
optical link 150 may include a first host-equalizedoptical transceiver 104A that is optically coupled to a second host-equalized optical transceiver 104B via one or moreoptical fibers 127. The first host-equalizedoptical transceiver 104A and the second host-equalized optical transceiver 104B may be collectively referred to as “host-equalized transceiver 104” or “host-equalized transceivers 104.” The host-equalized transceivers 104 may be physically and releasably coupled to theoptical fibers 127. Optical data signals may be communicated between the first host-equalizedtransceiver 104A and the second host-equalized transceiver 104B via theoptical fibers 127. - In some embodiments, one or both of the host-equalized transceivers 104 may be permanently attached to one or both of the
host systems host systems - In some embodiments, the host-equalized
optical link 150 may include an active optical cable (AOC). The AOC may include the host-equalized transceivers 104 that are permanently or semi-permanently attached to theoptical fibers 127. The host-equalized transceivers 104 implemented in the AOC may be functionally similar to the host-equalized transceivers 104 implemented in the host-equalizedoptical link 150 with theoptical fibers 127. - One or both of the host-equalized transceiver 104 may include the
TXs 110 described with reference toFIG. 1 . In particular, some embodiments of the host-equalized transceivers 104 may implement a VCSEL as theTX 110. TheTX 110 may be optically coupled to one of theoptical fibers 127. Accordingly, optical data signals generated by theTX 110 are communicated along theoptical fibers 127 to one of theRX 112. - The host-equalized transceivers 104 may also include a linear
laser driver diode LLDD 106 or LLDDs 106). TheLLDDs 106 may include a low power linear laser driver diode that is electrically coupled to one of theTXs 110 and directly electrically coupled to hostICs first host system 102A and/or thesecond host system 102B. The host ICs 114 may be built using complementary metal-oxide semiconductor (CMOS) technology. - In the embodiment of
FIG. 2 , theLLDDs 106 may be directly electrically coupled to the host ICs 114 via driver analog interfaces 154. The driver analog interfaces 154 may be copper interfaces. The host-equalized transceivers 104 do not includetransmitter equalization circuits 123 described with reference toFIG. 1 . For example, with reference toFIG. 1 , thetransmitter equalization circuits 123 are positioned between the LDD 105 and the host ICs 113. In contrast, in the embodiment ofFIG. 2 , the host-equalized transceivers 104 do not include thetransmitter equalization circuits 123 and instead are directly electrically coupled to the host ICs 114 via the driver analog interfaces 154. - The
transmitter equalization circuits 123 may be omitted because equalization functions that are performed by thetransmitter equalization circuits 123 in the link-equalizedoptical system 50 ofFIG. 1 may be performed by host ICs 114 in the host-equalizedoptical link 150. The host ICs 113 of the link-equalizedoptical system 50 only equalized the copper portions of thetransmitter link portion 129. In contrast, the host ICs 114 in the host-equalizedoptical link 150 equalize the entire link e.g., from thefirst host system 102A to thesecond host system 102B. - The host-equalized transceivers 104 may include the
RX 112 described with reference toFIG. 1 . TheRX 112 may be optically coupled to one of theoptical fibers 127. Accordingly, optical data signals may be received from theoptical fibers 127 from one of theoptical transmitters - The host-equalized transceivers 104 may also include
linear TIAs LTIA 108 or LTIAs 108). TheLTIAs 108 may be directly electrically coupled to the host ICs 114 via amplifier analog interfaces 156. The amplifier analog interfaces 156 may be copper interfaces. The host-equalized transceivers 104 do not includereceiver equalization circuits 125 described with reference toFIG. 1 . For example, with reference toFIG. 1 , thereceiver equalization circuits 125 are positioned between the TIAs 108 and the host ICs 113. In contrast, in the embodiment ofFIG. 2 , the host-equalized transceivers 104 do not include thereceiver equalization circuits 125 and instead theLTIAs 108 are directly electrically coupled to the host ICs 114 via the amplifier analog interfaces 156. - The
receiver equalization circuits 125 may be omitted because equalization functions that are performed by thereceiver equalization circuits 125 in the link-equalizedoptical system 50 ofFIG. 1 may be performed by host ICs 114 in the host-equalizedoptical link 150. As stated above, the host ICs 113 of the link-equalizedoptical system 50 only equalized the copper portions of thereceiver link portion 117. In contrast, the host ICs 114 in the host-equalizedoptical link 150 equalize the entire link e.g., from thefirst host system 102A to thesecond host system 102B. - The host ICs 114 of
FIG. 2 includehost equalization circuits FIG. 2 “Host EQ”). The host equalization circuits 128 may be configured to equalize data signals communicated to theLLDDs 106 and/or received from theLTIAs 108. Specifically, in the embodiment ofFIG. 2 , the host equalization circuits 128 may perform equalization along the entire host-equalizedoptical link 150. In addition, the host ICs 114 ofFIG. 2 may work in conjunction across the host-equalizedoptical link 150 to equalize the entire host-equalizedoptical link 150. - For example, the
first host system 102A may communicate an electrical data signal to theLLDD 106A via thedriver analog interface 154. Prior to communication of the electrical data signal to theLLDD 106A, the host equalization circuit 128 may be configured to equalize the electrical data signal. - In addition, optical data signals received at the
RX 112 may be degraded. TheRX 112 may generate electrical data signals that are representative of the optical data signals. The electrical data signals generated by theRX 112 may include degraded characteristics of the received optical signals. TheRX 112 may communicate the electrical data signals that include the degraded characteristics to theLTIA 108. TheLTIA 108 may amplify the electrical data signals. Amplified electrical data signals output by theLTIA 108 may include the degraded characteristics or some representation thereof. The amplified electrical data signals may be communicated to the host IC 114 via the amplifier analog interfaces 156. The host IC 114 then performs one or more equalization operations to reduce the degraded characteristics of the amplified electrical data signals. - Some or all of the equalization performed by the host IC 114 may be based on a link equalization signal communicated between the
first host system 102A and thesecond host system 102B. The link equalization signal may be representative of information used in correction and equalization of the optical signal generated by the optical transmitter and the optical signal received by the optical receiver. - The link equalization signal may include equalization/link status information. For example, the equalization/link status information may include tap coefficient information used in the host equalization circuit 128 of the host IC 114, which may be communicated between the
first host system 102A and thesecond host system 102B. The equalization/link status information of the link equalization signal may be encoded on the optical data signal communicated between thefirst host system 102A and thesecond host system 102B and/or may be communicated via a supervisory channel between thefirst host system 102A and thesecond host system 102B. - The link equalization signal may be received at the
LLDDs 106 from the host IC 114. TheLLDDs 106 and/or theTXs 110 may encode a supervisory signal on the optical data signal that includes the link equalization signal and/or equalization/link status information. - In some embodiments, the host equalization circuits 128 may include a
CDR circuit 124 and/or an FFE/DFE 126 circuit. In some embodiments, the host equalization circuits 128 may include other circuits configured to perform other equalization operations. - Additionally or alternatively, in some embodiments, the host-equalized transceivers 104 may include digital
diagnostic modules 122. The digitaldiagnostic modules 122 may be configured to collect data indicative of operating characteristics (e.g., temperature) of one or more of theLTIAs 108, theRXs 112, theTXs 110, and theLLDDs 106. The digitaldiagnostic modules 122 may be configured to communicate the collected data to the host ICs 114. The host ICs 114 may implement a change to one or more of theLTIAs 108, theRXs 112, theTXs 110, and theLLDDs 106 based on the collected data or may adjust an operating parameter of one or more of theLTIAs 108, theRXs 112, theTXs 110, and theLLDDs 106. - The electrical data signals communicated on
driver analog interface 154 may be linear and/or analog. Accordingly, theLLDD 106 can receive the electrical data signal and generate a corresponding driving signal for theTX 110. Similarly, theLTIAs 108 may communicate a linear and/or analog signal along theamplifier analog interfaces 156 to the host IC 114. - In these and other embodiments, the driver analog interfaces 154 and the amplifier analog interfaces 156 may be shorter than the
receiver link portion 117 and thetransmitter link portion 129 implemented in the embodiment ofFIG. 1 . For instance, thereceiver link portion 117 and thetransmitter link portion 129 may include a length of up to about twelve inches. Thedriver analog interface 154 and theamplifier analog interface 156 may be 66-80% of the length of thereceiver link portion 117 and thetransmitter link portion 129. For instance, thedriver analog interface 154 and theamplifier analog interface 156 may be about six inches. - In the embodiments of
FIG. 2 , theTX 110 and theRX 112 may include transmitters and receivers with an increased bandwidth relative to theTX 110 andRX 112 implemented in the embodiment ofFIG. 1 . An increase in the bandwidth may compensate for any degradation in the optical data signals or electrical data signals communicated in the host-equalizedoptical link 150. - The host-equalized
optical link 150 may be implemented in host-equalizedoptical system 100 in which little overall equalization is necessary. For example, the host-equalizedoptical system 100 may implement a DFE architecture implementing three or fewer tap coefficients. Accordingly, the host-equalizedoptical link 150 may be implemented in the host-equalizedoptical system 100 with little or no changes to equalization capabilities or thefirst host system 102A or thesecond host system 102B. - Implementation of the host-equalized
optical link 150 may reduce the complexity of the host-equalizedoptical system 100 and reduce power consumption of the host-equalizedoptical link 150. For example, the host-equalizedoptical system 100 may include an optical link that is configured to communicate at a data rate of 25 gigabits per second (G), a data rate of to 28G, or a higher data rate. In these and other embodiments, power consumption of the host-equalized transceivers 104 may decrease by about 500 milliWatts (mW). - In some embodiments, the host-equalized transceiver 104 may include only one of the
driver analog interface 154 directly electrically coupled to theLLDD 106 or theamplifier analog interface 156 directly electrically coupled to theLTIA 108. For example, the host-equalized transceiver 104 may include thedriver analog interface 154, theLLDD 106, theTX 110 ofFIG. 2 and thereceiver equalization circuit 125, thereceiver link portion 117, the TIA 107, and theRX 112 ofFIG. 1 . Alternatively, the host-equalized transceiver 104 may include theamplifier analog interface 156, theLTIA 108, theRX 112 ofFIG. 2 and thetransmitter equalization circuit 123, the LDD 105, and theTX 110 ofFIG. 1 . Additionally or alternatively, the host-equalized transceivers 104 in the host-equalizedoptical link 150 may not be identical. -
FIG. 3 is a block diagram of host-equalized wave division multiplex (WDM)optical system 300. The host-equalized WDMoptical system 300 is configured to communicate a WDM optical signal between a firstWDM host system 310A and a secondWDM host system 310B. The firstWDM host system 310A and the secondWDM host system 310B may includehost ICs FIG. 2 . The host equalization circuits 128 may be configured to equalize the WDM optical signal from the firstWDM host system 310A to the secondWDM host system 310B. Accordingly, equalization may not be performed bytransmitter portions 302A-302C (TX portion 302 or TX portions 302) orreceiver portions 312A-312C (RX portion 312 or RX portions 312). For example, the TX portions 302 may not include transmitter equalization circuits (e.g., thetransmitter equalization circuits 123 ofFIG. 1 ). Additionally or alternatively, RX portions 312 may not include receiver equalization circuits (e.g., thereceiver equalization circuits 125 ofFIG. 1 ). - The TX portions 302 may include components (e.g.,
LLDD 106 and TX 110) and functionalities similar to those of the host-equalized transceivers 104 described with reference toFIG. 2 . For example, the TX portions 302 may include theTX 110 and theLLDD 106. TheLLDDs 106 are directly electrically coupled to the host IC 314 via driver analog interfaces 304A-304C (generally, driver analog interface 304 or driver analog interfaces 304). - The RX portions 312 may include components (e.g.,
LTIA 108 and RX 112) and functionalities similar to those of the host-equalized transceivers 104 described with reference toFIG. 2 . For example, the RX portions 312 may include theRX 112 and theLTIA 108. TheLTIAs 108 are directly electrically coupled to the host IC 314 via amplifier analog interfaces 320A-320C (generally, amplifier analog interface 320 or amplifier analog interfaces 320). - In the host-equalized WDM
optical system 300 ofFIG. 3 , the firstWDM host system 310A may be configured to communicate multiple electrical data signals along the driver analog interfaces 304 to the TX portions 302. The electrical data signals communicated along the driver analog interfaces 304 may be equalized by the host equalization circuit 128 of the host IC 314. - The
LLDDs 106 may receive the electrical data signals and generate driving signals that are communicated to theTXs 110. TheTXs 110 each generate an optical data signal of a particular wavelength. The optical data signals are multiplexed by amultiplexer 303 onto the WDM optical data signal. The WDM optical data signal is communicated along anoptical fiber 305 to ademultiplexer 307. Thedemultiplexer 307 separates or demultiplexes the WDM optical data signal into multiple optical data signals of the particular wavelengths. Each of the multiple optical data signals may have degraded during communication. Each of theRXs 112 of the RX portions 312 may receive one of the multiple optical data signals. TheRXs 112 may generate electrical data signals representative of the received optical data signals. The generated electrical data signals may include degraded characteristics of optical data signals. TheRXs 112 may communicate the electrical data signals having the degraded characteristics to theLTIAs 108. TheLTIAs 108 may amplify the electrical data signals having the degraded characteristics. The amplified electrical data signals may be communicated to the host IC 314 without equalization being performed via the amplifier analog interfaces 320. The host equalization circuit 128 at the secondWDM host system 310B may perform one or more equalization operations on the amplified electrical data signals to reduce or remove the degraded characteristics. - Some or all of the equalization performed by the host equalization circuit 128 may be based on equalization/link status information communicated between the first
WDM host system 310A and the secondWDM host system 310B. For example, tap coefficient information used in the host equalization circuit 128 may be communicated between the firstWDM host system 310A and the secondWDM host system 310B. The equalization/link status information may be encoded on the WDM optical data signal and/or may be communicated via a supervisory channel between the firstWDM host system 310A and the secondWDM host system 310B. - In the host-equalized WDM
optical system 300, there are three TX portions 302. In other embodiments, the host-equalized WDMoptical system 300 may include fewer than three or greater than three TX portions 302. In addition, in the host-equalized WDMoptical system 300, there are three RX portions 312. In other embodiments, host-equalized WDMoptical system 300 may include fewer than three or greater than three RX portions 312. -
FIG. 4 is a block diagram of host-equalized paralleloptical system 400. The host-equalized paralleloptical system 400 is configured to communicate a parallel optical signal between a firstparallel host system 410A and a secondparallel host system 410B. The firstparallel host system 410A and the secondparallel host system 410B may includehost ICs FIGS. 2 and 3 . The host equalization circuits 128 may be configured to equalize the parallel optical signal from the firstparallel host system 410A to the secondparallel host system 410B. Accordingly, equalization may not be performed bytransmitter portions 402A-402D (TX portion 402 or TX portions 402) orreceiver portions 412A-412D (RX portion 412 or RX portions 412). For example, the TX portions 402 may not include transmitter equalization circuits (e.g., thetransmitter equalization circuits 123 ofFIG. 1 ). Additionally or alternatively, the RX portions 412 may not include receiver equalization circuits (e.g., thereceiver equalization circuits 125 ofFIG. 1 ). - The TX portions 402 may include components (e.g.,
LLDD 106 and TX 110) and functionalities similar to those of the host-equalized transceivers 104 described with reference toFIG. 2 . For example, the TX portions 402 may include theTX 110 and theLLDD 106. TheLLDDs 106 are directly electrically coupled to the host IC 414 via driver analog interfaces 404A-404D (generally, driver analog interface 404 or driver analog interfaces 404). - The RX portions 412 may include components (e.g.,
LTIA 108 and RX 112) and functionalities similar to those of the host-equalized transceivers 104 described with reference toFIG. 2 . For example, the RX portions 412 may include theRX 110 and theLTIA 108. TheLTIAs 108 are directly electrically coupled to the host IC 414 via amplifier analog interfaces 420A-420D (generally, amplifier analog interface 420 or amplifier analog interfaces 420). - In the depicted embodiment, two TX portions 402 interface with the first
parallel host system 410A and two TX portions 402 interface with the secondparallel host system 410B. In addition, two RX portions 412 interface with the firstparallel host system 410A and two RX portions 412 interface with the secondparallel host system 410B. The two TX portions 412 interfaced with the firstparallel host system 410A may be configured to generate optical data signals that are communicated to the RX portions 412 interfaced with the secondparallel host system 410B. The two TX portions 402 interfaced with the secondparallel host system 410B may be configured to generate optical data signals that are communicated to the RX portions 412 interfaced with the firstparallel host system 410A. - The
parallel host systems FIG. 4 may be configured to communicate multiple electrical data signals along the driver analog interfaces 404 to the TX portions 402. The electrical data signals communicated along the driver analog interfaces 404 may be equalized by the host equalization circuit 128 of the host IC 414. - The
LLDDs 106 may receive the electrical data signals and generate driving signals. The driving signals are communicated to theTXs 110. TheTXs 110 each generate an optical data signal. The optical data signals are communicated along anoptical cable 403 that includes multipleoptical fibers 127 as parallel optical data signals. The parallel optical data signals are communicated along theoptical cable 403. The parallel optical data signals may degrade as they are communicated along theoptical cable 403. TheRXs 112 of the RX portions 412 may receive one of the parallel optical data signals. TheRXs 112 may generate electrical data signals representative of the received optical data signals. The generated electrical data signals may include degraded characteristics of optical data signals. TheRXs 112 may communicate the electrical data signals having the degraded characteristics to theLTIAs 108. TheLTIAs 108 may amplify the electrical data signals having the degraded characteristics. The amplified electrical data signals may be communicated to the host IC 414 via the amplifier analog interfaces 420. The amplified electrical data signals communicated to the host IC 414 are not equalized prior to communication to the host IC 414. The host equalization circuit 128 may perform one or more equalization operations on the amplified electrical data signals to reduce or remove the degraded characteristics. - Some or all of the equalization performed by the host equalization circuit 128 may be based on equalization/link status information communicated between the first
parallel host system 410A and the secondparallel host system 410B. For example, tap coefficient information used in the host equalization circuit 128 may be communicated between the firstparallel host system 410A and the secondparallel host system 410B. The equalization/link status information may be encoded on the parallel optical data signal and/or may be communicated via one or more supervisory channels between the firstparallel host system 410A and the secondparallel host system 410B. - In the host-equalized parallel
optical system 400, there are four TX portions 402. In other embodiments, the host-equalized paralleloptical system 400 may include fewer than four or greater than four TX portions 402. In addition, in the host-equalized paralleloptical system 400, there are four RX portions 412. In other embodiments, the host-equalized paralleloptical system 400 may include fewer than four or greater than four RX portions 412. - The embodiments described herein may include the use of a special purpose or general-purpose computer including various computer hardware or software modules, as discussed in greater detail below.
- As indicated above, some embodiments described herein may be implemented using computer-readable media for carrying or having computer-executable instructions or data structures stored thereon. Such computer-readable media may be any available media that may be accessed by a general purpose or special purpose computer. By way of example, and not limitation, such computer-readable media may comprise non-transitory computer-readable storage media including RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other non-transitory storage medium which may be used to carry or store desired program code means in the form of computer-executable instructions or data structures and which may be accessed by a general purpose or special purpose computer. Combinations of the above should also be included within the scope of computer-readable media.
- Computer-executable instructions may include, for example, instructions and data which cause a general purpose computer, special purpose computer, or special purpose processing device to perform a certain function or group of functions. Although the subject matter has been described in language specific to structural features and/or methodological acts, it is to be understood that the subject matter defined in the appended claims is not necessarily limited to the specific features or acts described above. Rather, the specific features and acts described above are disclosed as example forms of implementing the claims.
- As used herein, the terms “module” or “component” may refer to specific hardware implementations configured to perform the operations of the module or component and/or software objects or software routines that may be stored on and/or executed by general purpose hardware (e.g., computer-readable media, processing devices, etc.) of the computing system. In some embodiments, the different components, modules, engines, and services described herein may be implemented as objects or processes that execute on the computing system (e.g., as separate threads). While some of the system and methods described herein are generally described as being implemented in software (stored on and/or executed by general purpose hardware), specific hardware implementations or a combination of software and specific hardware implementations are also possible and contemplated. In this description, a “computing entity” may be any computing system as previously defined herein, or any module or combination of modulates running on a computing system.
- All examples and conditional language recited herein are intended for pedagogical objects to aid the reader in understanding the invention and the concepts contributed by the inventor to furthering the art, and are to be construed as being without limitation to such specifically recited examples and conditions. Although embodiments of the present inventions have been described in detail, it should be understood that the various changes, substitutions, and alterations could be made hereto without departing from the spirit and scope of the invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/418,458 US20200145105A1 (en) | 2016-03-30 | 2019-05-21 | Host-equalized optical links |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/085,752 US10298330B2 (en) | 2016-03-30 | 2016-03-30 | Host-equalized optical inks |
US16/418,458 US20200145105A1 (en) | 2016-03-30 | 2019-05-21 | Host-equalized optical links |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/085,752 Continuation US10298330B2 (en) | 2016-03-30 | 2016-03-30 | Host-equalized optical inks |
Publications (1)
Publication Number | Publication Date |
---|---|
US20200145105A1 true US20200145105A1 (en) | 2020-05-07 |
Family
ID=59961991
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/085,752 Active US10298330B2 (en) | 2016-03-30 | 2016-03-30 | Host-equalized optical inks |
US16/418,458 Abandoned US20200145105A1 (en) | 2016-03-30 | 2019-05-21 | Host-equalized optical links |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/085,752 Active US10298330B2 (en) | 2016-03-30 | 2016-03-30 | Host-equalized optical inks |
Country Status (1)
Country | Link |
---|---|
US (2) | US10298330B2 (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018165976A1 (en) * | 2017-03-17 | 2018-09-20 | Photonic Technologies (Shanghai) Co., Ltd. | Method and apparatus for built-in self-test |
US10735340B2 (en) | 2018-04-18 | 2020-08-04 | Avago Technologies International Sales Pte. Limited | System and method for maximizing port bandwidth with multi-channel data paths |
US11575437B2 (en) * | 2020-01-10 | 2023-02-07 | Macom Technology Solutions Holdings, Inc. | Optimal equalization partitioning |
US11438064B2 (en) * | 2020-01-10 | 2022-09-06 | Macom Technology Solutions Holdings, Inc. | Optimal equalization partitioning |
US11336378B2 (en) * | 2020-04-17 | 2022-05-17 | Cisco Technology, Inc. | Techniques for applying equalization to signals received over multimode fiber links |
US11658796B2 (en) * | 2021-04-15 | 2023-05-23 | Mellanox Technologies, Ltd. | End-to-end link channel with lookup table(s) for equalization |
WO2023000128A1 (en) * | 2021-07-19 | 2023-01-26 | 华为技术有限公司 | Photoelectric module, communication method, and related device |
JP2023018248A (en) * | 2021-07-27 | 2023-02-08 | 住友電工デバイス・イノベーション株式会社 | Optical transceiver and frame synchronizing method for supervisory control signal of optical transceiver |
JP2023023497A (en) * | 2021-08-05 | 2023-02-16 | 富士通株式会社 | Optical coherent transceiver and filter adjustment method |
US11817906B1 (en) * | 2022-06-22 | 2023-11-14 | Mellanox Technologies, Ltd. | Implementing low-loss variable optical delay lines |
Citations (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020167707A1 (en) * | 2001-04-26 | 2002-11-14 | Hirotaka Oomori | Data regenerator and optical receiver |
US6563614B1 (en) * | 1999-05-21 | 2003-05-13 | Corvis Corporation | Optical transmission system and amplifier control apparatuses and methods |
US6609842B1 (en) * | 2000-03-27 | 2003-08-26 | Marconi Communications, Inc. | Linear laser driver circuit |
US20030180055A1 (en) * | 2002-03-22 | 2003-09-25 | Kameran Azadet | Optically calibrated pulse amplitude modulated transmission scheme for optical channels |
US6665498B1 (en) * | 2001-07-20 | 2003-12-16 | Wenbin Jiang | High-speed optical data links |
US6684033B1 (en) * | 2000-09-05 | 2004-01-27 | Samsung Electronics Co., Ltd. | Bit rate detection circuit and algorithm for optical networks |
US6738584B1 (en) * | 1998-07-08 | 2004-05-18 | Fujitsu Ltd. | Method for optical fiber communication, and terminal device and system for use in carrying out the method |
US6744964B1 (en) * | 2001-12-20 | 2004-06-01 | Ciena Corporation | System and method for controlling variable optical attenuators |
US20040223768A1 (en) * | 2003-05-08 | 2004-11-11 | Kalpendu Shastri | High speed, silicon-based electro-optic modulator |
US20050191059A1 (en) * | 2004-01-12 | 2005-09-01 | Clariphy | Use of low-speed components in high-speed optical fiber transceivers |
US20060008279A1 (en) * | 2004-07-09 | 2006-01-12 | Infinera Corporation | Pattern-dependent error counts for use in correcting operational parameters in an optical receiver |
US20060093368A1 (en) * | 2004-10-29 | 2006-05-04 | Giorgio Giaretta | Dynamically adaptive optical transceiver |
US20060245765A1 (en) * | 2005-04-28 | 2006-11-02 | Salam Elahmadi | Methods of spread-pulse modulation and nonlinear time domain equalization for fiber optic communication channels |
US20070036084A1 (en) * | 2005-06-30 | 2007-02-15 | Lindsay Thomas A | Testing of Receivers with Separate Linear O/E Module and Host Used in Communication Links |
US20070104490A1 (en) * | 2005-11-07 | 2007-05-10 | Ali Ghiasi | Method and system for optimum channel equalization from a SerDes to an optical module |
US20070297733A1 (en) * | 2006-06-26 | 2007-12-27 | Thomas Mader | Mechanism to increase an optical link distance |
US7317769B2 (en) * | 2002-07-22 | 2008-01-08 | Broadcom Corporation | Bit stream conditioning circuit having adjustable input sensitivity |
US20080089700A1 (en) * | 2006-10-12 | 2008-04-17 | Fujitsu Limited | Receiving apparatus, transmitting apparatus, receiving method, and transmitting method for optical signal dispersion compensation |
US20080159756A1 (en) * | 2006-12-29 | 2008-07-03 | Hengju Cheng | Configurable post-amplifiers that are capable of being configured to perform either substantially linear or limiting amplification for use in optical receivers |
US20080267633A1 (en) * | 2007-04-26 | 2008-10-30 | Intel Corporation | Split equalization function for optical and electrical modules |
US20080298815A1 (en) * | 2007-05-31 | 2008-12-04 | General Instrument Corporation | Small Form Pluggable Analog Optical Receiver |
US20090103927A1 (en) * | 2007-10-17 | 2009-04-23 | David George Cunningham | fiber optic link, a transceiver for use in the link, and methods for designing and constructing fiber optic links and transceivers |
US20090269058A1 (en) * | 2008-04-28 | 2009-10-29 | Mark Summa | System and Method for Self-Generation of Reference Signals |
US20100028015A1 (en) * | 2008-07-31 | 2010-02-04 | Finisar Corporation | Backdoor diagnostic communication to transceiver module |
US20100054733A1 (en) * | 2008-08-28 | 2010-03-04 | Finisar Corporation | Accessing tranceiver link information from host interface |
US20100329325A1 (en) * | 2009-06-29 | 2010-12-30 | Lsi Corporation | Statistically-Adapted Receiver and Transmitter Equalization |
US20110013905A1 (en) * | 2009-07-17 | 2011-01-20 | Avago Technologies Fiber Ip (Singapore) Pte. Ltd. | Active optical cable apparatus and method for detecting optical fiber breakage |
US20110299858A1 (en) * | 2010-06-08 | 2011-12-08 | Cisco Technology, Inc. | Host device with multipurpose optics drive capabilities |
US20120020672A1 (en) * | 2009-10-30 | 2012-01-26 | Aguren Jerry G | Optical transceiver having an otdr mode, and a method of obtaining test data for testing an optical fiber |
US20120141134A1 (en) * | 2010-07-14 | 2012-06-07 | Fabian Nikolaus Hauske | Transponder for an optical communications system and optical communications system |
US20120148260A1 (en) * | 2010-12-13 | 2012-06-14 | Fujitsu Limited | Optical transmitter and optical transmission method |
US20120177368A1 (en) * | 2011-01-07 | 2012-07-12 | Fujitsu Limited | Optical transmission apparatus and analog-to-digital conversion apparatus |
US20120189300A1 (en) * | 2005-06-30 | 2012-07-26 | Clariphy Communications, Inc. | Testing of receivers with separate linear o/e module and host used in communication links |
US20130188965A1 (en) * | 2012-01-23 | 2013-07-25 | Gil Afriat | Optical transceiver with equalization and controllable laser interconnection interface |
US20130302037A1 (en) * | 2012-01-26 | 2013-11-14 | James V. Wernlund | Device for sending and receiving sata signals over an optical fiber link |
US20140169789A1 (en) * | 2012-09-11 | 2014-06-19 | Inphi Corporation | Optical communication interface utilizing coded pulse amplitude modulation |
US20140186029A1 (en) * | 2013-01-03 | 2014-07-03 | Mellanox Technologies, Ltd. | Methods and devices for active optical cable calibration |
US20150010312A1 (en) * | 2012-04-24 | 2015-01-08 | Daniel A. Berkram | Optical data interface with electrical forwarded clock |
US9231704B1 (en) * | 2014-05-12 | 2016-01-05 | Google Inc. | Electrical mitigation of DML nonlinearity for high-speed optical interconnection |
US20160065326A1 (en) * | 2013-03-22 | 2016-03-03 | Nippon Telegraph And Telephone Corporation | Optical transmission/reception system, transmitter, receiver, and optical transmission/reception method |
US9838138B1 (en) * | 2015-12-30 | 2017-12-05 | Juniper Networks, Inc. | Self-calibration of pluggable optical module |
-
2016
- 2016-03-30 US US15/085,752 patent/US10298330B2/en active Active
-
2019
- 2019-05-21 US US16/418,458 patent/US20200145105A1/en not_active Abandoned
Patent Citations (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6738584B1 (en) * | 1998-07-08 | 2004-05-18 | Fujitsu Ltd. | Method for optical fiber communication, and terminal device and system for use in carrying out the method |
US6563614B1 (en) * | 1999-05-21 | 2003-05-13 | Corvis Corporation | Optical transmission system and amplifier control apparatuses and methods |
US6609842B1 (en) * | 2000-03-27 | 2003-08-26 | Marconi Communications, Inc. | Linear laser driver circuit |
US6684033B1 (en) * | 2000-09-05 | 2004-01-27 | Samsung Electronics Co., Ltd. | Bit rate detection circuit and algorithm for optical networks |
US20020167707A1 (en) * | 2001-04-26 | 2002-11-14 | Hirotaka Oomori | Data regenerator and optical receiver |
US6665498B1 (en) * | 2001-07-20 | 2003-12-16 | Wenbin Jiang | High-speed optical data links |
US6744964B1 (en) * | 2001-12-20 | 2004-06-01 | Ciena Corporation | System and method for controlling variable optical attenuators |
US20030180055A1 (en) * | 2002-03-22 | 2003-09-25 | Kameran Azadet | Optically calibrated pulse amplitude modulated transmission scheme for optical channels |
US7317769B2 (en) * | 2002-07-22 | 2008-01-08 | Broadcom Corporation | Bit stream conditioning circuit having adjustable input sensitivity |
US20040223768A1 (en) * | 2003-05-08 | 2004-11-11 | Kalpendu Shastri | High speed, silicon-based electro-optic modulator |
US20050191059A1 (en) * | 2004-01-12 | 2005-09-01 | Clariphy | Use of low-speed components in high-speed optical fiber transceivers |
US20060008279A1 (en) * | 2004-07-09 | 2006-01-12 | Infinera Corporation | Pattern-dependent error counts for use in correcting operational parameters in an optical receiver |
US20060093368A1 (en) * | 2004-10-29 | 2006-05-04 | Giorgio Giaretta | Dynamically adaptive optical transceiver |
US20060245765A1 (en) * | 2005-04-28 | 2006-11-02 | Salam Elahmadi | Methods of spread-pulse modulation and nonlinear time domain equalization for fiber optic communication channels |
US20070036084A1 (en) * | 2005-06-30 | 2007-02-15 | Lindsay Thomas A | Testing of Receivers with Separate Linear O/E Module and Host Used in Communication Links |
US20120189300A1 (en) * | 2005-06-30 | 2012-07-26 | Clariphy Communications, Inc. | Testing of receivers with separate linear o/e module and host used in communication links |
US20070104490A1 (en) * | 2005-11-07 | 2007-05-10 | Ali Ghiasi | Method and system for optimum channel equalization from a SerDes to an optical module |
US20070297733A1 (en) * | 2006-06-26 | 2007-12-27 | Thomas Mader | Mechanism to increase an optical link distance |
US20080089700A1 (en) * | 2006-10-12 | 2008-04-17 | Fujitsu Limited | Receiving apparatus, transmitting apparatus, receiving method, and transmitting method for optical signal dispersion compensation |
US20080159756A1 (en) * | 2006-12-29 | 2008-07-03 | Hengju Cheng | Configurable post-amplifiers that are capable of being configured to perform either substantially linear or limiting amplification for use in optical receivers |
US20080267633A1 (en) * | 2007-04-26 | 2008-10-30 | Intel Corporation | Split equalization function for optical and electrical modules |
US20080298815A1 (en) * | 2007-05-31 | 2008-12-04 | General Instrument Corporation | Small Form Pluggable Analog Optical Receiver |
US20090103927A1 (en) * | 2007-10-17 | 2009-04-23 | David George Cunningham | fiber optic link, a transceiver for use in the link, and methods for designing and constructing fiber optic links and transceivers |
US20090269058A1 (en) * | 2008-04-28 | 2009-10-29 | Mark Summa | System and Method for Self-Generation of Reference Signals |
US20100028015A1 (en) * | 2008-07-31 | 2010-02-04 | Finisar Corporation | Backdoor diagnostic communication to transceiver module |
US20100054733A1 (en) * | 2008-08-28 | 2010-03-04 | Finisar Corporation | Accessing tranceiver link information from host interface |
US20100329325A1 (en) * | 2009-06-29 | 2010-12-30 | Lsi Corporation | Statistically-Adapted Receiver and Transmitter Equalization |
US20110013905A1 (en) * | 2009-07-17 | 2011-01-20 | Avago Technologies Fiber Ip (Singapore) Pte. Ltd. | Active optical cable apparatus and method for detecting optical fiber breakage |
US20120020672A1 (en) * | 2009-10-30 | 2012-01-26 | Aguren Jerry G | Optical transceiver having an otdr mode, and a method of obtaining test data for testing an optical fiber |
US20110299858A1 (en) * | 2010-06-08 | 2011-12-08 | Cisco Technology, Inc. | Host device with multipurpose optics drive capabilities |
US20120141134A1 (en) * | 2010-07-14 | 2012-06-07 | Fabian Nikolaus Hauske | Transponder for an optical communications system and optical communications system |
US20120148260A1 (en) * | 2010-12-13 | 2012-06-14 | Fujitsu Limited | Optical transmitter and optical transmission method |
US20120177368A1 (en) * | 2011-01-07 | 2012-07-12 | Fujitsu Limited | Optical transmission apparatus and analog-to-digital conversion apparatus |
US20130188965A1 (en) * | 2012-01-23 | 2013-07-25 | Gil Afriat | Optical transceiver with equalization and controllable laser interconnection interface |
US20130302037A1 (en) * | 2012-01-26 | 2013-11-14 | James V. Wernlund | Device for sending and receiving sata signals over an optical fiber link |
US20150010312A1 (en) * | 2012-04-24 | 2015-01-08 | Daniel A. Berkram | Optical data interface with electrical forwarded clock |
US20140169789A1 (en) * | 2012-09-11 | 2014-06-19 | Inphi Corporation | Optical communication interface utilizing coded pulse amplitude modulation |
US20140186029A1 (en) * | 2013-01-03 | 2014-07-03 | Mellanox Technologies, Ltd. | Methods and devices for active optical cable calibration |
US20160065326A1 (en) * | 2013-03-22 | 2016-03-03 | Nippon Telegraph And Telephone Corporation | Optical transmission/reception system, transmitter, receiver, and optical transmission/reception method |
US9231704B1 (en) * | 2014-05-12 | 2016-01-05 | Google Inc. | Electrical mitigation of DML nonlinearity for high-speed optical interconnection |
US9838138B1 (en) * | 2015-12-30 | 2017-12-05 | Juniper Networks, Inc. | Self-calibration of pluggable optical module |
Also Published As
Publication number | Publication date |
---|---|
US10298330B2 (en) | 2019-05-21 |
US20170288779A1 (en) | 2017-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20200145105A1 (en) | Host-equalized optical links | |
KR101725878B1 (en) | Integrated circuits in optical receivers | |
JP5029200B2 (en) | Optical transceiver adjustment method | |
US11323185B2 (en) | Method and system for waveguide delay based equalization with summing at single-ended to differential converters in optical communication | |
US20110299858A1 (en) | Host device with multipurpose optics drive capabilities | |
US9287986B2 (en) | Large capacity optical transceiver module | |
CN110176960B (en) | Novel single-fiber bidirectional multichannel input optical module | |
US10469173B2 (en) | High-speed low-power-consumption optical transceiver chip | |
US20110236020A1 (en) | Low cost high bit rate transceiving technique for optical networks | |
US10819442B2 (en) | Method and system for waveguide delay based equalization with current and optical summing in optical communication | |
US9025962B2 (en) | Device for sending and receiving SATA signals over an optical fiber link | |
US7427939B2 (en) | Parallel processed electronic dispersion control | |
EP3754871B1 (en) | Optical transmission assembly | |
JP5338593B2 (en) | Distributed equalization circuit and optical transceiver | |
CN109600192A (en) | A kind of optical communication system based on polarization multiplexing | |
CN109889276A (en) | The method and computer-readable medium implemented at optical network device, optical network device | |
Chang et al. | Reach extension and performance enhancement of 10Gb/s optic systems with electronic optimization techniques in advanced fiber optic ICs | |
KR20240140119A (en) | Optical transceiver with integrated dispersion compensation for high bit rate applications | |
CN106301577B (en) | Transmitter and receiver, transceiver and system for TWDM-PON | |
CN203761401U (en) | Optical fiber signal amplification circuit | |
JPH04107017A (en) | Optical parallel transmitting device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FINISAR CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TATUM, JIM ALAN;REEL/FRAME:049244/0965 Effective date: 20150330 |
|
AS | Assignment |
Owner name: II-VI DELAWARE, INC., DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FINISAR CORPORATION;REEL/FRAME:052286/0001 Effective date: 20190924 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |