US20200144371A1 - Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device - Google Patents
Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device Download PDFInfo
- Publication number
- US20200144371A1 US20200144371A1 US16/661,482 US201916661482A US2020144371A1 US 20200144371 A1 US20200144371 A1 US 20200144371A1 US 201916661482 A US201916661482 A US 201916661482A US 2020144371 A1 US2020144371 A1 US 2020144371A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor layer
- silicon carbide
- layer
- impurity
- type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 175
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 title claims abstract description 128
- 229910010271 silicon carbide Inorganic materials 0.000 title claims abstract description 126
- 238000004519 manufacturing process Methods 0.000 title claims description 12
- 239000012535 impurity Substances 0.000 claims abstract description 67
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 41
- 229910052757 nitrogen Inorganic materials 0.000 claims description 26
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 claims description 12
- 239000011651 chromium Substances 0.000 claims description 9
- 239000010936 titanium Substances 0.000 claims description 9
- 229910052804 chromium Inorganic materials 0.000 claims description 8
- 229910052719 titanium Inorganic materials 0.000 claims description 8
- 229910052796 boron Inorganic materials 0.000 claims description 7
- 238000005468 ion implantation Methods 0.000 claims description 7
- 229910052742 iron Inorganic materials 0.000 claims description 7
- 229910052720 vanadium Inorganic materials 0.000 claims description 7
- 238000000034 method Methods 0.000 claims description 6
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 5
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 claims description 5
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 5
- LEONUFNNVUYDNQ-UHFFFAOYSA-N vanadium atom Chemical group [V] LEONUFNNVUYDNQ-UHFFFAOYSA-N 0.000 claims description 5
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 claims description 4
- 238000002513 implantation Methods 0.000 claims description 3
- 150000002500 ions Chemical class 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 164
- 239000000758 substrate Substances 0.000 description 60
- 239000002344 surface layer Substances 0.000 description 10
- 230000006798 recombination Effects 0.000 description 7
- 238000005215 recombination Methods 0.000 description 7
- 230000015556 catabolic process Effects 0.000 description 6
- 238000006731 degradation reaction Methods 0.000 description 6
- 239000000463 material Substances 0.000 description 5
- 239000000969 carrier Substances 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- -1 e.g. Substances 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/0455—Making n or p doped regions or layers, e.g. using diffusion
- H01L21/046—Making n or p doped regions or layers, e.g. using diffusion using ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/30—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by physical imperfections; having polished or roughened surface
- H01L29/32—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by physical imperfections; having polished or roughened surface the imperfections being within the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6609—Diodes
- H01L29/66136—PN junction diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
- H01L29/0623—Buried supplementary region, e.g. buried guard ring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/868—PIN diodes
Definitions
- Embodiments of the invention relate to a silicon carbide semiconductor device and a method of manufacturing a silicon carbide semiconductor device.
- single crystal silicon has been used as a material for power semiconductor devices that control high voltage and large current.
- power semiconductor devices There are various types of power semiconductor devices and each is selectively used according to intended purpose.
- P-intrinsic-N diodes P-intrinsic-N diodes (PiN diodes) and bipolar transistors as well as insulated gate bipolar transistors (IGBTs) are so-called bipolar devices.
- IGBTs insulated gate bipolar transistors
- Bipolar transistors have a frequency application limit of several kHz while IGBTs have an application limit of about 20 kHz.
- MOSFETs power metal oxide semiconductor field effect transistors
- next generation power semiconductor devices using silicon carbide have particularly gained attention because these devices have low ON voltage as well as high speed and high temperature characteristics and because SiC is chemically a very stable material, has a wide bandgap of 3 eV, and may be used very stably as a semiconductor even at high temperatures. Further, critical field strength is also ten or more times larger than that of silicon. SiC has a high possibility of exceeding material limits of silicon and therefore, further growth is expected for power semiconductor applications. In particular, for super high voltage applications such as pulsed power and power exceeding 10 kV, expectations are high with respect to PiN diodes that are bipolar devices.
- FIG. 7 is a cross-sectional view of the structure of the conventional silicon carbide semiconductor device.
- the PiN diode depicted in FIG. 7 has a P-layer-i-layer-N-layer structure, configured using an epitaxial base in which an n-type silicon carbide layer 102 forming an i-layer and a p-type silicon carbide layer 103 forming a P-layer are sequentially stacked by epitaxial growth on a front surface of an n + -type silicon carbide substrate 101 forming an N-layer.
- the p-type silicon carbide layer 103 may be formed by ion implantation.
- An anode electrode 105 is provided at a surface of the p-type silicon carbide layer 103 and a cathode electrode 106 is provided at a rear surface of the n + -type silicon carbide substrate 101 .
- holes (positive holes) 1011 generated at a pn interface occur, pass through the layers of silicon carbide, and move toward the cathode electrode 106 as indicated by arrow 10 A in FIG. 7 .
- hole density at an interface between the n + -type silicon carbide substrate 101 and the n-type silicon carbide layer 102 exceeds a predetermined value and recombination occurs on basal plane dislocations (BPDs) present in the n + -type silicon carbide substrate 101
- BPDs basal plane dislocations
- a stacking fault 1012 that causes forward voltage (Vf) degradation expands from the interface between the n + -type silicon carbide substrate 101 and the n-type silicon carbide layer 102 .
- FIG. 8 is a cross-sectional view of the conventional silicon carbide semiconductor device including the short-lifetime layer.
- the short-lifetime layer 104 known to be a silicon carbide epitaxial layer (hereinafter, high-concentration nitrogen layer) doped with, for example, nitrogen (N) at a high concentration, or a silicon carbide epitaxial layer (hereinafter, co-doped layer) to which a different element such as boron (B), vanadium (V), titanium (Ti), iron (Fe), chromium (Cr) is concurrently added (co-doped) with nitrogen.
- the short-lifetime layer 104 is provided, whereby as depicted by arrow 10 B in FIG.
- the holes generated at the pn interface recombine at the short-lifetime layer 104 and are prevented from reaching the n + -type silicon carbide substrate 101 , enabling expansion of the stacking fault 1012 from the n + -type silicon carbide substrate 101 to be prevented.
- a technique of preventing expansion of stacking faults for example, there is a technique in which in a PiN diode, in a region near a pn junction where a concentration of carriers injected during a forward bias state is relatively high or in a region near an n+n junction, a poly-silicon film is formed as a predetermined film having crystal defects that become recombination centers (for example, refer to Japanese Laid-Open Patent Publication No. 2009-076642).
- a silicon carbide (SiC) first layer is of an n-type or a p-type conductivity type
- a second layer of a conductivity type different from that of the first layer is on the first layer
- an impurity is irradiated in the first layer or the second layer
- defects are introduced into the first layer or the second layer, and the defects function as carrier recombination centers (for example, refer to Japanese Laid-Open Patent Publication No. 2005-276953).
- a silicon carbide semiconductor device includes a first semiconductor layer of a first conductivity type, having a first side and a second side opposite to each other; a second semiconductor layer of the first conductivity type, provided on the first semiconductor layer, and having a first side and a second side opposite to each other, the second side of the second semiconductor layer facing the first side of the first semiconductor layer, the second semiconductor layer having an impurity concentration higher than that of the first semiconductor layer; a third semiconductor layer of the first conductivity type, provided on the first side of the second semiconductor layer, and having a first side and a second side opposite to each other, the second side of the third semiconductor layer facing the first side of the second semiconductor layer, the third semiconductor layer having an impurity concentration lower than that of the second semiconductor layer; a fourth semiconductor layer of a second conductivity type, provided on the first side of the third semiconductor layer, and having a first side and a second side opposite to each other, the second side of the fourth semiconductor layer facing the first side of the third semiconductor layer; a first electrode provided
- the second semiconductor layer is a layer controlling carrier lifetime.
- the second semiconductor layer contains nitrogen as an impurity thereof, the impurity concentration of the second semiconductor layer being in a range from 1 ⁇ 10 18 to 2 ⁇ 10 19 /cm 3 .
- the second semiconductor layer contains, at a surface thereof in contact with the first semiconductor layer, the second impurity.
- the first impurity is nitrogen
- the second impurity is vanadium, titanium, iron, chromium or boron.
- a method of manufacturing a silicon carbide semiconductor device includes providing a first semiconductor layer of a first conductivity type that has a first side and a second side opposite to each other, the first semiconductor layer containing a first impurity that determines a conductivity type thereof; ion implanting, at a surface of the first semiconductor layer, a second impurity that is of a type different from that of the first impurity; forming, on the surface of the first semiconductor layer, a second semiconductor layer of the first conductivity type, the second semiconductor layer having a first side and a second side opposite to each other, the second side of the second semiconductor layer facing the first side of the first semiconductor layer, an impurity concentration of the second semiconductor layer being higher than that of the first semiconductor layer; forming a third semiconductor layer of the first conductivity type on the first side of the second semiconductor layer, the third semiconductor layer having a first side and a second side opposite to each other, the second side of the third semiconductor layer facing the first side of the second semiconductor layer, an impurity
- the first impurity is nitrogen.
- the second impurity is vanadium, titanium, iron, chromium or boron.
- a dose amount of ion implantation of the second impurity is in a range from 1 ⁇ 10 16 to 1 ⁇ 10 20 /cm 3 , and an implantation depth of the second impurity is at least 0.3 ⁇ m.
- FIG. 1 is a cross-sectional view of a structure of a silicon carbide semiconductor device according to an embodiment.
- FIG. 2 is a cross-sectional view of the structure in a case where a short-lifetime layer of the silicon carbide semiconductor device according to the embodiment is a high-nitrogen-density layer.
- FIG. 3 is a cross-sectional view of the silicon carbide semiconductor device according to the embodiment during manufacture.
- FIG. 4 is a cross-sectional view of the silicon carbide semiconductor device according to the embodiment during manufacture.
- FIG. 5 is a cross-sectional view of the silicon carbide semiconductor device according to the embodiment during manufacture.
- FIG. 6 is a cross-sectional view of a structure of a trench-type silicon carbide MOSFET.
- FIG. 7 is a cross-sectional view of a structure of a conventional silicon carbide semiconductor device.
- FIG. 8 is a cross-sectional view of the conventional silicon carbide semiconductor device including a short-lifetime layer.
- the different co-doped element may remain in a reactor (hereinafter, epi-growth reactor) of epitaxial growth equipment and management of impurities in the epi-growth reactor is difficult.
- epi-growth reactor a reactor of epitaxial growth equipment and management of impurities in the epi-growth reactor is difficult.
- a drift layer of a long-lifetime such as the n-type silicon carbide layer 102 is formed successively after a buffer layer of a short-lifetime like the short-lifetime layer 104 .
- ensuring in-plane uniformity in the co-doped layer may be difficult by doping controllability of the different element.
- the short-lifetime layer 104 even when the short-lifetime layer 104 is provided, if forward current increases exceeding the hole recombination capability of the short-lifetime layer 104 , as indicated by arrow 10 C in FIG. 8 , arrival of holes to the n + -type silicon carbide substrate 101 occurs. Thus, when the current is further increased, the stacking fault 1012 from a dislocation of a deep portion of the n + -type silicon carbide substrate 101 expand, degrading performance of the PiN diode.
- n or p layers and regions prefixed with n or p mean that majority carriers are electrons or holes. Additionally, + or ⁇ appended to n or p means that the impurity concentration is higher or lower, respectively, than layers and regions without + or ⁇ . Cases where symbols such as n's and p's that include + or ⁇ are the same indicate that concentrations are close and therefore, the concentrations are not necessarily equal. In the description of the embodiments below and the accompanying drawings, main portions that are identical will be given the same reference numerals and will not be repeatedly described.
- FIG. 1 is a cross-sectional view of a structure of a silicon carbide semiconductor device according to an embodiment.
- the silicon carbide semiconductor device is configured using a silicon carbide base in which at a front surface of an n + -type silicon carbide substrate (first semiconductor layer of a first conductivity type) 1 , a short-lifetime layer (second semiconductor layer of the first conductivity type) 4 , an n-type silicon carbide layer (third semiconductor layer of the first conductivity type) 2 , and a p-type silicon carbide layer (fourth semiconductor layer of a second conductivity type) 3 are sequentially stacked.
- the n + -type silicon carbide substrate 1 is a silicon carbide single crystal substrate doped with, for example, nitrogen.
- a substrate surface layer 7 of the n + -type silicon carbide substrate 1 contains an impurity (hereinafter, different-type impurity) different from an impurity, e.g., nitrogen, that determines the conductivity type of the n + -type silicon carbide substrate 1 , the substrate surface layer 7 being at an interface of the n + -type silicon carbide substrate 1 and in contact with the short-lifetime layer 4 .
- the substrate surface layer 7 is provided to a depth at least 0.3 ⁇ m from a surface of the n + -type silicon carbide substrate 1 .
- the different-type impurity may be implanted in the substrate surface layer 7 by ion implantation.
- a lifetime killer may be introduced as the different-type impurity.
- At least one type, for example, B, V, Ti, Fe, Cr, etc. is introduced as the lifetime killer.
- the different-type impurity is included in the substrate surface layer 7 , thereby enabling recombination centers to be created near basal plane dislocations near the surface of the n + -type silicon carbide substrate 1 .
- the holes are trapped and recombined at the different-type impurity, thereby enabling an occurrence probability of stacking faults from the n + -type silicon carbide substrate 1 to be reduced.
- the short-lifetime layer 4 is provided at a front surface of the n + -type silicon carbide substrate 1 and is formed by epitaxial growth.
- the short-lifetime layer 4 is a layer that controls a lifetime of positive holes of the holes, and is a silicon carbide epitaxial layer doped with a high concentration of N, for example, in a range from 1 ⁇ 10 18 to 2 ⁇ 10 19 /cm 3 or a silicon carbide epitaxial layer in which a different element such as B, V, Ti, Fe, Cr, etc. is added (co-doped) with nitrogen.
- FIG. 2 is a cross-sectional view of the structure in a case where the short-lifetime layer of the silicon carbide semiconductor device according to the embodiment is a high-nitrogen-density layer.
- the short-lifetime layer 4 is a high-nitrogen-density layer 8 and a different element is implanted in the n + -type silicon carbide substrate 1 at a high density, for example, in a range from 1 ⁇ 10 16 to 1 ⁇ 10 20 /cm 3
- auto-doping occurs (impurities that come out when the n + -type silicon carbide substrate 1 is etched are incorporated in the short-lifetime layer 4 , which is an epitaxial film), forming a co-doped layer 9 at an interface between the short-lifetime layer 4 and the n + -type silicon carbide substrate 1 . Formation of the co-doped layer 9 enables reduction of the holes reaching the surface of the n + -type silicon carbide
- the n-type silicon carbide layer 2 is, for example, a drift layer doped with nitrogen at an impurity concentration lower than impurity concentrations of the n + -type silicon carbide substrate 1 and the short-lifetime layer 4 .
- the p-type silicon carbide layer 3 is provided on the n-type silicon carbide layer 2
- a cathode electrode (first electrode) 6 is provided at a rear surface of the n + -type silicon carbide substrate 1
- an anode electrode (second electrode) 5 is provided at a surface of the p-type silicon carbide layer 3 .
- FIGS. 3, 4, and 5 are cross-sectional views of the silicon carbide semiconductor device according to the embodiment during manufacture.
- the n + -type silicon carbide substrate 1 is prepared.
- the substrate surface layer 7 is formed by ion implanting the different-type impurity such as V, Ti, Fe, Cr, or B, etc.
- a dose amount is in a range from 1 ⁇ 10 16 to 1 ⁇ 10 20 /cm 3 and an implantation depth of the different-type impurity is at least 0.3 ⁇ m.
- the state up to here is depicted in FIG. 4 .
- a silicon carbide epitaxial layer that forms the short-lifetime layer 4 is deposited while nitrogen, which is an n-type impurity, is doped.
- the short-lifetime layer 4 may be a deposited silicon carbide epitaxial layer in which in addition to nitrogen of an impurity concentration equal to or higher than the impurity concentration of the n + -type silicon carbide substrate 1 , an element that is a lifetime killer, for example, B is concurrently added (co-doped).
- the n-type silicon carbide layer 2 is deposited by epitaxial growth.
- the p-type silicon carbide layer 3 is deposited by epitaxial growth.
- the p-type silicon carbide layer 3 may be formed at a surface of the n-type silicon carbide layer 2 by ion implantation of a p-type impurity.
- activation annealing heat treatment for activating each diffusion region formed by ion implantation is performed. The state up to here is depicted in FIG. 5 .
- the different-type impurity is included in the substrate surface layer of the n + -type silicon carbide substrate.
- the holes may be trapped and recombined at the different-type impurity. Therefore, the occurrence probability of stacking faults from the n + -type silicon carbide substrate may be reduced, and ON resistance and forward voltage (Vf) of the silicon carbide semiconductor device increase, enabling degradation of performance of the silicon carbide semiconductor device to be prevented.
- the high-nitrogen-density layer may be provided as the short-lifetime layer.
- the co-doped layer may be formed in the high-nitrogen-density layer at the interface thereof with the n + -type silicon carbide substrate. Even when current exceeding the capability of the short-lifetime layer is applied, holes reaching the surface of the n + -type silicon carbide substrate may be reduced by the co-doped layer.
- FIG. 6 is a cross-sectional view of a structure of a trench-type silicon carbide MOSFET.
- reference numerals 21 , 22 , 23 , 24 , 25 , 26 , 27 , 28 , 29 , 30 , 31 , 32 , and 38 are an n + -type silicon carbide substrate, an n ⁇ -type drift layer, a first p + -type region, a second p + -type region, an n-type region, a p-type base layer, an n + -type source region, a p + -type contact region, a gate insulating film, a gate electrode, an interlayer insulating film, a source electrode, and a trench, respectively.
- a built-in diode (parasitic pn diode) formed by the p-type base layer 26 and the n ⁇ -type drift layer 22 as a body diode between a source and a drain is built-in.
- a mode (bipolar mode) during which current flows through the built-in diode as indicated by arrow A in FIG. 6 also exists.
- the bipolar mode when hole density of an interface between the n + -type silicon carbide substrate 21 and the n ⁇ -type drift layer 22 exceeds a predetermined value, recombination occurs centered on basal plane dislocations present in the n + -type silicon carbide substrate 21 . By this recombination, stacking faults that cause forward voltage (Vf) degradation at the interface between the n + -type silicon carbide substrate 21 and the n ⁇ -type drift layer 22 expand.
- Vf forward voltage
- the short-lifetime layer 4 of minority carriers is provided between the n + -type silicon carbide substrate 21 and the n ⁇ -type drift layer 22 , and an impurity different from an impurity, e.g., nitrogen, that determines the conductivity type of the n + -type silicon carbide substrate 21 may be included in the substrate surface layer 7 of the n + -type silicon carbide substrate 21 .
- an impurity e.g., nitrogen
- first conductivity type is a p-type and a second conductivity type is an n-type
- present invention is similarly implemented when the first conductivity type is an n-type and the second conductivity type is a p-type.
- the different-type impurity is included in the substrate surface layer of the n + -type silicon carbide substrate (first semiconductor layer of the first conductivity type).
- first semiconductor layer of the first conductivity type the substrate surface layer of the n + -type silicon carbide substrate
- second semiconductor layer of the first conductivity type the holes may be trapped and recombined at the different-type impurity. Therefore, the occurrence probability of stacking faults from the n + -type silicon carbide substrate may be reduced, and the ON resistance and forward voltage (Vf) of the silicon carbide semiconductor device increase, enabling degradation of performance of the silicon carbide semiconductor device to be prevented.
- the high-nitrogen-density layer may be provided as the short-lifetime layer.
- the co-doped layer may be formed in the high-nitrogen-density layer at the interface thereof with the n + -type silicon carbide substrate. Even when current that exceeds the capability of the short-lifetime layer is applied, holes that reach the surface of the n + -type silicon carbide substrate may be reduced by the co-doped layer.
- the silicon carbide semiconductor device and the method of manufacturing a silicon carbide semiconductor device according to the present invention achieve an effect in that occurrence of stacking faults in the silicon carbide semiconductor substrate are suppressed and performance degradation may be suppressed.
- the silicon carbide semiconductor device and the method of manufacturing a silicon carbide semiconductor device according to the invention are useful for power semiconductor devices used in power converting equipment such as inverters and in power supply devices such as in various industrial machines as well as in igniters for automobiles.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- High Energy & Nuclear Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
- This application is based upon and claims the benefit of priority of the prior Japanese Patent Application No. 2018-209294, filed on Nov. 6, 2018, the entire contents of which are incorporated herein by reference.
- Embodiments of the invention relate to a silicon carbide semiconductor device and a method of manufacturing a silicon carbide semiconductor device.
- Conventionally, single crystal silicon has been used as a material for power semiconductor devices that control high voltage and large current. There are various types of power semiconductor devices and each is selectively used according to intended purpose. For example, P-intrinsic-N diodes (PiN diodes) and bipolar transistors as well as insulated gate bipolar transistors (IGBTs) are so-called bipolar devices. Of these devices, those handling high current density cannot switch at high speeds. Bipolar transistors have a frequency application limit of several kHz while IGBTs have an application limit of about 20 kHz. On the other hand, while large current cannot be handled, power metal oxide semiconductor field effect transistors (MOSFETs) may be used at high speeds up to several MHz. Nonetheless, market demand for power devices equipped to handle both high current and high speeds is strong and much effort has been poured into the improvement of silicon IGBTs and power MOSFETs, to the point that at present, the performance of power devices has substantially reached the theoretical limit determined by the silicon material.
- Moreover, verification of power semiconductor devices from a view point of material has also be performed and recently, next generation power semiconductor devices using silicon carbide (SiC) have particularly gained attention because these devices have low ON voltage as well as high speed and high temperature characteristics and because SiC is chemically a very stable material, has a wide bandgap of 3 eV, and may be used very stably as a semiconductor even at high temperatures. Further, critical field strength is also ten or more times larger than that of silicon. SiC has a high possibility of exceeding material limits of silicon and therefore, further growth is expected for power semiconductor applications. In particular, for super high voltage applications such as pulsed power and power exceeding 10 kV, expectations are high with respect to PiN diodes that are bipolar devices.
- A structure of a conventional silicon carbide semiconductor device will be described taking a PiN diode as an example.
FIG. 7 is a cross-sectional view of the structure of the conventional silicon carbide semiconductor device. The PiN diode depicted inFIG. 7 has a P-layer-i-layer-N-layer structure, configured using an epitaxial base in which an n-typesilicon carbide layer 102 forming an i-layer and a p-typesilicon carbide layer 103 forming a P-layer are sequentially stacked by epitaxial growth on a front surface of an n+-typesilicon carbide substrate 101 forming an N-layer. Further, the p-typesilicon carbide layer 103 may be formed by ion implantation. Ananode electrode 105 is provided at a surface of the p-typesilicon carbide layer 103 and acathode electrode 106 is provided at a rear surface of the n+-typesilicon carbide substrate 101. - During forward energization of the PiN diode, holes (positive holes) 1011 generated at a pn interface occur, pass through the layers of silicon carbide, and move toward the
cathode electrode 106 as indicated byarrow 10A inFIG. 7 . At this time, when hole density at an interface between the n+-typesilicon carbide substrate 101 and the n-typesilicon carbide layer 102 exceeds a predetermined value and recombination occurs on basal plane dislocations (BPDs) present in the n+-typesilicon carbide substrate 101, and astacking fault 1012 that causes forward voltage (Vf) degradation expands from the interface between the n+-typesilicon carbide substrate 101 and the n-typesilicon carbide layer 102. - Thus, there is a technique of providing a short-
lifetime layer 104 of minority carriers between the n+-typesilicon carbide substrate 101 and the n-typesilicon carbide layer 102.FIG. 8 is a cross-sectional view of the conventional silicon carbide semiconductor device including the short-lifetime layer. The short-lifetime layer 104 known to be a silicon carbide epitaxial layer (hereinafter, high-concentration nitrogen layer) doped with, for example, nitrogen (N) at a high concentration, or a silicon carbide epitaxial layer (hereinafter, co-doped layer) to which a different element such as boron (B), vanadium (V), titanium (Ti), iron (Fe), chromium (Cr) is concurrently added (co-doped) with nitrogen. The short-lifetime layer 104 is provided, whereby as depicted by arrow 10B inFIG. 8 , the holes generated at the pn interface recombine at the short-lifetime layer 104 and are prevented from reaching the n+-typesilicon carbide substrate 101, enabling expansion of thestacking fault 1012 from the n+-typesilicon carbide substrate 101 to be prevented. - As a technique of preventing expansion of stacking faults, for example, there is a technique in which in a PiN diode, in a region near a pn junction where a concentration of carriers injected during a forward bias state is relatively high or in a region near an n+n junction, a poly-silicon film is formed as a predetermined film having crystal defects that become recombination centers (for example, refer to Japanese Laid-Open Patent Publication No. 2009-076642). Further, according to another technique a silicon carbide (SiC) first layer is of an n-type or a p-type conductivity type, a second layer of a conductivity type different from that of the first layer is on the first layer, an impurity is irradiated in the first layer or the second layer, defects are introduced into the first layer or the second layer, and the defects function as carrier recombination centers (for example, refer to Japanese Laid-Open Patent Publication No. 2005-276953).
- According to an embodiment of the invention, a silicon carbide semiconductor device includes a first semiconductor layer of a first conductivity type, having a first side and a second side opposite to each other; a second semiconductor layer of the first conductivity type, provided on the first semiconductor layer, and having a first side and a second side opposite to each other, the second side of the second semiconductor layer facing the first side of the first semiconductor layer, the second semiconductor layer having an impurity concentration higher than that of the first semiconductor layer; a third semiconductor layer of the first conductivity type, provided on the first side of the second semiconductor layer, and having a first side and a second side opposite to each other, the second side of the third semiconductor layer facing the first side of the second semiconductor layer, the third semiconductor layer having an impurity concentration lower than that of the second semiconductor layer; a fourth semiconductor layer of a second conductivity type, provided on the first side of the third semiconductor layer, and having a first side and a second side opposite to each other, the second side of the fourth semiconductor layer facing the first side of the third semiconductor layer; a first electrode provided on the second side of the first semiconductor layer; and a second electrode provided on the first side of the fourth semiconductor layer. The first semiconductor layer contains, at a surface thereof in contact with the second semiconductor layer, a second impurity different from a first impurity that determines a conductivity type of the first semiconductor layer.
- In the embodiment, the second semiconductor layer is a layer controlling carrier lifetime.
- In the embodiment, the second semiconductor layer contains nitrogen as an impurity thereof, the impurity concentration of the second semiconductor layer being in a range from 1×1018 to 2×1019/cm3.
- In the embodiment, the second semiconductor layer contains, at a surface thereof in contact with the first semiconductor layer, the second impurity.
- In the embodiment, the first impurity is nitrogen, and the second impurity is vanadium, titanium, iron, chromium or boron.
- According to another embodiment of the invention, a method of manufacturing a silicon carbide semiconductor device includes providing a first semiconductor layer of a first conductivity type that has a first side and a second side opposite to each other, the first semiconductor layer containing a first impurity that determines a conductivity type thereof; ion implanting, at a surface of the first semiconductor layer, a second impurity that is of a type different from that of the first impurity; forming, on the surface of the first semiconductor layer, a second semiconductor layer of the first conductivity type, the second semiconductor layer having a first side and a second side opposite to each other, the second side of the second semiconductor layer facing the first side of the first semiconductor layer, an impurity concentration of the second semiconductor layer being higher than that of the first semiconductor layer; forming a third semiconductor layer of the first conductivity type on the first side of the second semiconductor layer, the third semiconductor layer having a first side and a second side opposite to each other, the second side of the third semiconductor layer facing the first side of the second semiconductor layer, an impurity concentration of the third semiconductor layer being lower than that of the second semiconductor layer; forming a fourth semiconductor layer of a second conductivity type on the first side of the third semiconductor layer, the fourth semiconductor layer having a first side and a second side opposite to each other, the second side of the fourth semiconductor layer facing the first side of the third semiconductor layer; forming a first electrode on the second side of the first semiconductor layer; and forming a second electrode on the first side of the fourth semiconductor layer.
- In the embodiment, the first impurity is nitrogen. The second impurity is vanadium, titanium, iron, chromium or boron. A dose amount of ion implantation of the second impurity is in a range from 1×1016 to 1×1020/cm3, and an implantation depth of the second impurity is at least 0.3 μm.
- Objects, features, and advantages of the present invention are specifically set forth in or will become apparent from the following detailed description of the invention when read in conjunction with the accompanying drawings.
-
FIG. 1 is a cross-sectional view of a structure of a silicon carbide semiconductor device according to an embodiment. -
FIG. 2 is a cross-sectional view of the structure in a case where a short-lifetime layer of the silicon carbide semiconductor device according to the embodiment is a high-nitrogen-density layer. -
FIG. 3 is a cross-sectional view of the silicon carbide semiconductor device according to the embodiment during manufacture. -
FIG. 4 is a cross-sectional view of the silicon carbide semiconductor device according to the embodiment during manufacture. -
FIG. 5 is a cross-sectional view of the silicon carbide semiconductor device according to the embodiment during manufacture. -
FIG. 6 is a cross-sectional view of a structure of a trench-type silicon carbide MOSFET. -
FIG. 7 is a cross-sectional view of a structure of a conventional silicon carbide semiconductor device. -
FIG. 8 is a cross-sectional view of the conventional silicon carbide semiconductor device including a short-lifetime layer. - First, problems associated with the conventional techniques will be discussed. Forming the high-concentration nitrogen layer to have a uniform impurity concentration and a uniform film thickness is difficult. Furthermore, when the nitrogen concentration is too high at 2×1019/cm3 or higher, double Shockley stacking faults (DSFs) occur. Therefore, there is a limit to suppressing the occurrence of Shockley stacking faults due to the high-concentration nitrogen layer.
- Further, in the co-doped layer, after the formation of the co-doped layer, the different co-doped element may remain in a reactor (hereinafter, epi-growth reactor) of epitaxial growth equipment and management of impurities in the epi-growth reactor is difficult. This becomes particularly problematic when in the same epi-growth reactor, a drift layer of a long-lifetime such as the n-type
silicon carbide layer 102 is formed successively after a buffer layer of a short-lifetime like the short-lifetime layer 104. Further, at the co-doped layer, ensuring in-plane uniformity in the co-doped layer may be difficult by doping controllability of the different element. - Furthermore, even when the short-
lifetime layer 104 is provided, if forward current increases exceeding the hole recombination capability of the short-lifetime layer 104, as indicated byarrow 10C inFIG. 8 , arrival of holes to the n+-typesilicon carbide substrate 101 occurs. Thus, when the current is further increased, thestacking fault 1012 from a dislocation of a deep portion of the n+-typesilicon carbide substrate 101 expand, degrading performance of the PiN diode. - Embodiments of a silicon carbide semiconductor device and a method of manufacturing a silicon carbide semiconductor device according to the present invention will be described in detail with reference to the accompanying drawings. In the present description and accompanying drawings, layers and regions prefixed with n or p mean that majority carriers are electrons or holes. Additionally, + or − appended to n or p means that the impurity concentration is higher or lower, respectively, than layers and regions without + or −. Cases where symbols such as n's and p's that include + or − are the same indicate that concentrations are close and therefore, the concentrations are not necessarily equal. In the description of the embodiments below and the accompanying drawings, main portions that are identical will be given the same reference numerals and will not be repeatedly described.
- As a silicon carbide semiconductor device according to the present invention, a silicon carbide PiN diode will be described as an example.
FIG. 1 is a cross-sectional view of a structure of a silicon carbide semiconductor device according to an embodiment. - As depicted in
FIG. 1 , the silicon carbide semiconductor device is configured using a silicon carbide base in which at a front surface of an n+-type silicon carbide substrate (first semiconductor layer of a first conductivity type) 1, a short-lifetime layer (second semiconductor layer of the first conductivity type) 4, an n-type silicon carbide layer (third semiconductor layer of the first conductivity type) 2, and a p-type silicon carbide layer (fourth semiconductor layer of a second conductivity type) 3 are sequentially stacked. - The n+-type
silicon carbide substrate 1 is a silicon carbide single crystal substrate doped with, for example, nitrogen. Asubstrate surface layer 7 of the n+-typesilicon carbide substrate 1 contains an impurity (hereinafter, different-type impurity) different from an impurity, e.g., nitrogen, that determines the conductivity type of the n+-typesilicon carbide substrate 1, thesubstrate surface layer 7 being at an interface of the n+-typesilicon carbide substrate 1 and in contact with the short-lifetime layer 4. Thesubstrate surface layer 7 is provided to a depth at least 0.3 μm from a surface of the n+-typesilicon carbide substrate 1. The different-type impurity, for example, may be implanted in thesubstrate surface layer 7 by ion implantation. A lifetime killer may be introduced as the different-type impurity. At least one type, for example, B, V, Ti, Fe, Cr, etc. is introduced as the lifetime killer. - The different-type impurity is included in the
substrate surface layer 7, thereby enabling recombination centers to be created near basal plane dislocations near the surface of the n+-typesilicon carbide substrate 1. As a result, when current exceeding the capability of the short-lifetime layer 4 is applied and holes reach relatively deep portions from the surface of the n+-typesilicon carbide substrate 1, the holes are trapped and recombined at the different-type impurity, thereby enabling an occurrence probability of stacking faults from the n+-typesilicon carbide substrate 1 to be reduced. - The short-
lifetime layer 4 is provided at a front surface of the n+-typesilicon carbide substrate 1 and is formed by epitaxial growth. The short-lifetime layer 4 is a layer that controls a lifetime of positive holes of the holes, and is a silicon carbide epitaxial layer doped with a high concentration of N, for example, in a range from 1×1018 to 2×1019/cm3 or a silicon carbide epitaxial layer in which a different element such as B, V, Ti, Fe, Cr, etc. is added (co-doped) with nitrogen. - Here,
FIG. 2 is a cross-sectional view of the structure in a case where the short-lifetime layer of the silicon carbide semiconductor device according to the embodiment is a high-nitrogen-density layer. When the short-lifetime layer 4 is a high-nitrogen-density layer 8 and a different element is implanted in the n+-typesilicon carbide substrate 1 at a high density, for example, in a range from 1×1016 to 1×1020/cm3, during layer deposition of the short-lifetime layer 4, auto-doping occurs (impurities that come out when the n+-typesilicon carbide substrate 1 is etched are incorporated in the short-lifetime layer 4, which is an epitaxial film), forming a co-doped layer 9 at an interface between the short-lifetime layer 4 and the n+-typesilicon carbide substrate 1. Formation of the co-doped layer 9 enables reduction of the holes reaching the surface of the n+-typesilicon carbide substrate 1, even when current exceeding the capability of the short-lifetime layer 4 is applied. - The n-type
silicon carbide layer 2 is, for example, a drift layer doped with nitrogen at an impurity concentration lower than impurity concentrations of the n+-typesilicon carbide substrate 1 and the short-lifetime layer 4. Further, the p-typesilicon carbide layer 3 is provided on the n-typesilicon carbide layer 2, a cathode electrode (first electrode) 6 is provided at a rear surface of the n+-typesilicon carbide substrate 1, and an anode electrode (second electrode) 5 is provided at a surface of the p-typesilicon carbide layer 3. - A method of manufacturing the silicon carbide semiconductor device according to the embodiment will be described taking, as an example, a case in which silicon carbide is used as a semiconductor material and a PiN diode is fabricated (manufactured).
FIGS. 3, 4, and 5 are cross-sectional views of the silicon carbide semiconductor device according to the embodiment during manufacture. - First, as depicted in
FIG. 3 , the n+-typesilicon carbide substrate 1 is prepared. Next, on the surface of the n+-typesilicon carbide substrate 1, thesubstrate surface layer 7 is formed by ion implanting the different-type impurity such as V, Ti, Fe, Cr, or B, etc. In the ion implantation here, for example, a dose amount is in a range from 1×1016 to 1×1020/cm3 and an implantation depth of the different-type impurity is at least 0.3 μm. The state up to here is depicted inFIG. 4 . - Next, on the
substrate surface layer 7, a silicon carbide epitaxial layer that forms the short-lifetime layer 4 is deposited while nitrogen, which is an n-type impurity, is doped. Further, the short-lifetime layer 4 may be a deposited silicon carbide epitaxial layer in which in addition to nitrogen of an impurity concentration equal to or higher than the impurity concentration of the n+-typesilicon carbide substrate 1, an element that is a lifetime killer, for example, B is concurrently added (co-doped). - Next, on the short-
lifetime layer 4, the n-typesilicon carbide layer 2 is deposited by epitaxial growth. Next, on the n-typesilicon carbide layer 2, the p-typesilicon carbide layer 3 is deposited by epitaxial growth. Here, the p-typesilicon carbide layer 3 may be formed at a surface of the n-typesilicon carbide layer 2 by ion implantation of a p-type impurity. Next, activation annealing (heat treatment) for activating each diffusion region formed by ion implantation is performed. The state up to here is depicted inFIG. 5 . - Next, for example, aluminum (Al) is deposited on a surface of the p-type
silicon carbide layer 3, thereby forming theanode electrode 5. Next, for example, nickel (Ni) is deposited on the rear surface of the n+-typesilicon carbide substrate 1 and a heat treatment is performed, thereby forming thecathode electrode 6. In this manner, a vertical PiN diode depicted inFIG. 1 is completed. - As described above, according to the embodiment, in the silicon carbide semiconductor device, the different-type impurity is included in the substrate surface layer of the n+-type silicon carbide substrate. As a result, when current exceeding the capability of the short-lifetime layer is applied and holes reach a relatively deep portion from the surface of the n+-type silicon carbide substrate, the holes may be trapped and recombined at the different-type impurity. Therefore, the occurrence probability of stacking faults from the n+-type silicon carbide substrate may be reduced, and ON resistance and forward voltage (Vf) of the silicon carbide semiconductor device increase, enabling degradation of performance of the silicon carbide semiconductor device to be prevented.
- Further, the high-nitrogen-density layer may be provided as the short-lifetime layer. As a result, the co-doped layer may be formed in the high-nitrogen-density layer at the interface thereof with the n+-type silicon carbide substrate. Even when current exceeding the capability of the short-lifetime layer is applied, holes reaching the surface of the n+-type silicon carbide substrate may be reduced by the co-doped layer.
- In the embodiment described above, while description is given taking a PiN diode as an example, the present invention is further applicable to built-in diodes of silicon carbide MOSFETs.
FIG. 6 is a cross-sectional view of a structure of a trench-type silicon carbide MOSFET. - In
FIG. 6 ,reference numerals type base layer 26 and the n−-type drift layer 22 as a body diode between a source and a drain is built-in. - In the MOSFET, other than a mode (synchronous rectification mode) during which current flows in a MOS channel, a mode (bipolar mode) during which current flows through the built-in diode as indicated by arrow A in
FIG. 6 also exists. Similarly to the case of the PiN diode, during the bipolar mode, when hole density of an interface between the n+-typesilicon carbide substrate 21 and the n−-type drift layer 22 exceeds a predetermined value, recombination occurs centered on basal plane dislocations present in the n+-typesilicon carbide substrate 21. By this recombination, stacking faults that cause forward voltage (Vf) degradation at the interface between the n+-typesilicon carbide substrate 21 and the n−-type drift layer 22 expand. - Therefore, similarly to the embodiment, the short-
lifetime layer 4 of minority carriers is provided between the n+-typesilicon carbide substrate 21 and the n−-type drift layer 22, and an impurity different from an impurity, e.g., nitrogen, that determines the conductivity type of the n+-typesilicon carbide substrate 21 may be included in thesubstrate surface layer 7 of the n+-typesilicon carbide substrate 21. As a result, similarly to the case of the PiN diode, in the MOSFET as well, the occurrence of stacking faults in the n+-typesilicon carbide substrate 21 are suppressed and performance degradation may be suppressed. - In the foregoing, various modifications within a range not departing from the spirit of the invention are possible. In the embodiments, for example, dimensions, impurity concentrations, etc. of regions may be variously set according to necessary specifications. Further, in the embodiments, while the first conductivity type is a p-type and a second conductivity type is an n-type, the present invention is similarly implemented when the first conductivity type is an n-type and the second conductivity type is a p-type.
- According to the invention described above, in the silicon carbide semiconductor device, the different-type impurity is included in the substrate surface layer of the n+-type silicon carbide substrate (first semiconductor layer of the first conductivity type). As a result, when current that exceeds the capability of the short-lifetime layer (second semiconductor layer of the first conductivity type) is applied and holes reach a relatively deep position from the surface of the n+-type silicon carbide substrate, the holes may be trapped and recombined at the different-type impurity. Therefore, the occurrence probability of stacking faults from the n+-type silicon carbide substrate may be reduced, and the ON resistance and forward voltage (Vf) of the silicon carbide semiconductor device increase, enabling degradation of performance of the silicon carbide semiconductor device to be prevented.
- Further, the high-nitrogen-density layer may be provided as the short-lifetime layer. As a result, the co-doped layer may be formed in the high-nitrogen-density layer at the interface thereof with the n+-type silicon carbide substrate. Even when current that exceeds the capability of the short-lifetime layer is applied, holes that reach the surface of the n+-type silicon carbide substrate may be reduced by the co-doped layer.
- The silicon carbide semiconductor device and the method of manufacturing a silicon carbide semiconductor device according to the present invention achieve an effect in that occurrence of stacking faults in the silicon carbide semiconductor substrate are suppressed and performance degradation may be suppressed.
- As described, the silicon carbide semiconductor device and the method of manufacturing a silicon carbide semiconductor device according to the invention are useful for power semiconductor devices used in power converting equipment such as inverters and in power supply devices such as in various industrial machines as well as in igniters for automobiles.
- Although the invention has been described with respect to a specific embodiment for a complete and clear disclosure, the appended claims are not to be thus limited but are to be construed as embodying all modifications and alternative constructions that may occur to one skilled in the art which fairly fall within the basic teaching herein set forth.
Claims (7)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018209294A JP7263740B2 (en) | 2018-11-06 | 2018-11-06 | Silicon carbide semiconductor device and method for manufacturing silicon carbide semiconductor device |
JPJP2018-209294 | 2018-11-06 | ||
JP2018-209294 | 2018-11-06 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200144371A1 true US20200144371A1 (en) | 2020-05-07 |
US11296192B2 US11296192B2 (en) | 2022-04-05 |
Family
ID=70458978
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/661,482 Active 2040-04-03 US11296192B2 (en) | 2018-11-06 | 2019-10-23 | Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device |
Country Status (2)
Country | Link |
---|---|
US (1) | US11296192B2 (en) |
JP (1) | JP7263740B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112068675A (en) * | 2020-09-08 | 2020-12-11 | 杭州很美网络科技有限公司 | Integrated circuit heat dissipation device capable of automatically smearing heat-conducting silicone grease |
US10923570B2 (en) * | 2014-10-03 | 2021-02-16 | Fuji Electric Co., Ltd. | Manufacturing method for controlling carrier lifetimes in semiconductor substrates that includes injection and annealing |
US11251271B2 (en) * | 2019-11-29 | 2022-02-15 | Fuji Electric Co., Ltd. | Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device |
US11424357B2 (en) * | 2020-03-03 | 2022-08-23 | Fuji Electric Co., Ltd. | Semiconductor device |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111913090B (en) * | 2020-07-22 | 2021-04-30 | 杭州电子科技大学 | Non-contact type method for judging conductivity type of semiconductor material |
WO2023157972A1 (en) * | 2022-02-21 | 2023-08-24 | 富士電機株式会社 | Silicon carbide semiconductor device and method for manufacturing silicon carbide semiconductor device |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4224253B2 (en) | 2002-04-24 | 2009-02-12 | パナソニック株式会社 | Semiconductor device and manufacturing method thereof |
JP2005276953A (en) | 2004-03-23 | 2005-10-06 | National Institute Of Advanced Industrial & Technology | BIPOLAR SiC SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD |
JP4412344B2 (en) | 2007-04-03 | 2010-02-10 | 株式会社デンソー | Semiconductor device and manufacturing method thereof |
JP5194273B2 (en) | 2007-09-20 | 2013-05-08 | 三菱電機株式会社 | Semiconductor device |
CN107068733B (en) * | 2011-07-27 | 2020-08-11 | 丰田自动车株式会社 | Semiconductor device with a plurality of transistors |
JP5717674B2 (en) | 2012-03-02 | 2015-05-13 | 株式会社東芝 | Manufacturing method of semiconductor device |
JP6706786B2 (en) | 2015-10-30 | 2020-06-10 | 一般財団法人電力中央研究所 | Epitaxial wafer manufacturing method, epitaxial wafer, semiconductor device manufacturing method, and semiconductor device |
JP6351874B2 (en) * | 2015-12-02 | 2018-07-04 | 三菱電機株式会社 | Silicon carbide epitaxial substrate and silicon carbide semiconductor device |
JP6254301B1 (en) * | 2016-09-02 | 2017-12-27 | 新電元工業株式会社 | MOSFET and power conversion circuit |
JP6871058B2 (en) * | 2017-05-22 | 2021-05-12 | 株式会社東芝 | Semiconductor devices, inverter circuits, drives, vehicles, and elevators |
-
2018
- 2018-11-06 JP JP2018209294A patent/JP7263740B2/en active Active
-
2019
- 2019-10-23 US US16/661,482 patent/US11296192B2/en active Active
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10923570B2 (en) * | 2014-10-03 | 2021-02-16 | Fuji Electric Co., Ltd. | Manufacturing method for controlling carrier lifetimes in semiconductor substrates that includes injection and annealing |
US11646350B2 (en) | 2014-10-03 | 2023-05-09 | Fuji Electric Co., Ltd. | Semiconductor device, and method of manufacturing semiconductor device |
US11251271B2 (en) * | 2019-11-29 | 2022-02-15 | Fuji Electric Co., Ltd. | Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device |
US11424357B2 (en) * | 2020-03-03 | 2022-08-23 | Fuji Electric Co., Ltd. | Semiconductor device |
CN112068675A (en) * | 2020-09-08 | 2020-12-11 | 杭州很美网络科技有限公司 | Integrated circuit heat dissipation device capable of automatically smearing heat-conducting silicone grease |
Also Published As
Publication number | Publication date |
---|---|
US11296192B2 (en) | 2022-04-05 |
JP7263740B2 (en) | 2023-04-25 |
JP2020077720A (en) | 2020-05-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11296192B2 (en) | Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device | |
US10847608B2 (en) | Semiconductor device and method for manufacturing semiconductor device | |
US10867790B2 (en) | Semiconductor device and method for manufacturing the same | |
US10388775B2 (en) | Semiconductor device having multiple field stop layers | |
US10950717B2 (en) | Semiconductor device having semiconductor regions with an impurity concentration distribution which decreases from a respective peak toward different semiconductor layers | |
US10204979B2 (en) | Semiconductor device and method of manufacturing the same | |
US11233124B2 (en) | Silicon carbide semiconductor device and manufacturing method for silicon carbide semiconductor device | |
US10418445B2 (en) | Silicon carbide semiconductor device and method of manufacturing a silicon carbide semiconductor device | |
CN109841616B (en) | Silicon carbide semiconductor device and method for manufacturing silicon carbide semiconductor device | |
US11201218B2 (en) | Silicon carbide epitaxial substrate, method of manufacturing thereof, silicon carbide semiconductor device, and method of manufacturing thereof | |
US20230100453A1 (en) | Silicon carbide semiconductor device | |
US20220123112A1 (en) | Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device | |
WO2013149661A1 (en) | Sic bipolar junction transistor with reduced carrier lifetime in collector and a defect termination layer | |
US11824093B2 (en) | Silicon carbide semiconductor device | |
US8592903B2 (en) | Bipolar semiconductor device and manufacturing method | |
US11742392B2 (en) | Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device | |
JP6930113B2 (en) | Semiconductor devices and manufacturing methods for semiconductor devices | |
CN107452621B (en) | Fast recovery diode and manufacturing method thereof | |
US20220254919A1 (en) | Silicon carbide semiconductor device | |
US20230395709A1 (en) | Silicon carbide semiconductor device and silicon carbide semiconductor substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FUJI ELECTRIC CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TAWARA, TAKESHI;OHSE, MINA;SIGNING DATES FROM 20191003 TO 20191007;REEL/FRAME:050804/0556 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: AWAITING TC RESP, ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |