US20200043878A1 - Printed repassivation for wafer chip scale packaging - Google Patents
Printed repassivation for wafer chip scale packaging Download PDFInfo
- Publication number
- US20200043878A1 US20200043878A1 US16/053,199 US201816053199A US2020043878A1 US 20200043878 A1 US20200043878 A1 US 20200043878A1 US 201816053199 A US201816053199 A US 201816053199A US 2020043878 A1 US2020043878 A1 US 2020043878A1
- Authority
- US
- United States
- Prior art keywords
- conductive
- polymer material
- wafer
- printing process
- die
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004806 packaging method and process Methods 0.000 title description 7
- 238000000034 method Methods 0.000 claims abstract description 106
- 239000002861 polymer material Substances 0.000 claims abstract description 80
- 230000008569 process Effects 0.000 claims abstract description 61
- 238000007639 printing Methods 0.000 claims abstract description 49
- 229910000679 solder Inorganic materials 0.000 claims abstract description 25
- 239000000758 substrate Substances 0.000 claims description 49
- 238000001465 metallisation Methods 0.000 claims description 44
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical group [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 35
- 239000000463 material Substances 0.000 claims description 35
- 239000004593 Epoxy Substances 0.000 claims description 21
- 239000004065 semiconductor Substances 0.000 claims description 18
- 239000000203 mixture Substances 0.000 claims description 14
- 229920001577 copolymer Polymers 0.000 claims description 13
- 239000004971 Cross linker Substances 0.000 claims description 12
- 239000004642 Polyimide Substances 0.000 claims description 9
- 229920001721 polyimide Polymers 0.000 claims description 9
- 238000010438 heat treatment Methods 0.000 claims description 6
- 229920002577 polybenzoxazole Polymers 0.000 claims description 6
- 229910052751 metal Inorganic materials 0.000 claims description 5
- 239000002184 metal Substances 0.000 claims description 5
- XQUPVDVFXZDTLT-UHFFFAOYSA-N 1-[4-[[4-(2,5-dioxopyrrol-1-yl)phenyl]methyl]phenyl]pyrrole-2,5-dione Chemical compound O=C1C=CC(=O)N1C(C=C1)=CC=C1CC1=CC=C(N2C(C=CC2=O)=O)C=C1 XQUPVDVFXZDTLT-UHFFFAOYSA-N 0.000 claims description 4
- NIXOWILDQLNWCW-UHFFFAOYSA-M Acrylate Chemical compound [O-]C(=O)C=C NIXOWILDQLNWCW-UHFFFAOYSA-M 0.000 claims description 4
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 claims description 4
- ISWSIDIOOBJBQZ-UHFFFAOYSA-N phenol group Chemical group C1(=CC=CC=C1)O ISWSIDIOOBJBQZ-UHFFFAOYSA-N 0.000 claims description 4
- 229920003192 poly(bis maleimide) Polymers 0.000 claims description 4
- 125000000391 vinyl group Chemical group [H]C([*])=C([H])[H] 0.000 claims description 4
- 229920002554 vinyl polymer Polymers 0.000 claims description 4
- 239000000919 ceramic Substances 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 99
- 238000012545 processing Methods 0.000 description 22
- 229910052802 copper Inorganic materials 0.000 description 21
- 239000010949 copper Substances 0.000 description 21
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 14
- 238000004377 microelectronic Methods 0.000 description 14
- 238000002161 passivation Methods 0.000 description 12
- 238000004519 manufacturing process Methods 0.000 description 11
- 229920002120 photoresistant polymer Polymers 0.000 description 10
- 239000000976 ink Substances 0.000 description 8
- 238000001723 curing Methods 0.000 description 7
- 239000000377 silicon dioxide Substances 0.000 description 7
- 238000002955 isolation Methods 0.000 description 5
- 239000003989 dielectric material Substances 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 3
- 229920000642 polymer Polymers 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 238000005476 soldering Methods 0.000 description 3
- 239000007787 solid Substances 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 238000007641 inkjet printing Methods 0.000 description 2
- 238000013508 migration Methods 0.000 description 2
- 230000005012 migration Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- RNFJDJUURJAICM-UHFFFAOYSA-N 2,2,4,4,6,6-hexaphenoxy-1,3,5-triaza-2$l^{5},4$l^{5},6$l^{5}-triphosphacyclohexa-1,3,5-triene Chemical compound N=1P(OC=2C=CC=CC=2)(OC=2C=CC=CC=2)=NP(OC=2C=CC=CC=2)(OC=2C=CC=CC=2)=NP=1(OC=1C=CC=CC=1)OC1=CC=CC=C1 RNFJDJUURJAICM-UHFFFAOYSA-N 0.000 description 1
- 229910000962 AlSiC Inorganic materials 0.000 description 1
- 229910020286 SiOxNy Inorganic materials 0.000 description 1
- 238000003848 UV Light-Curing Methods 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 239000011162 core material Substances 0.000 description 1
- 238000013036 cure process Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000003063 flame retardant Substances 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 239000003999 initiator Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000002648 laminated material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000000178 monomer Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920003023 plastic Polymers 0.000 description 1
- 238000006116 polymerization reaction Methods 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 238000011417 postcuring Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000001029 thermal curing Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02118—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
- H01L21/02288—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating printing, e.g. ink-jet printing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4825—Connection or disconnection of other leads to or from flat leads, e.g. wires, bumps, other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4871—Bases, plates or heatsinks
- H01L21/4882—Assembly of heatsink parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
- H01L2224/03444—Manufacturing methods by blanket deposition of the material of the bonding area in gaseous form
- H01L2224/0345—Physical vapour deposition [PVD], e.g. evaporation, or sputtering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
- H01L2224/0346—Plating
- H01L2224/03462—Electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/0347—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/039—Methods of manufacturing bonding areas involving a specific sequence of method steps
- H01L2224/0391—Forming a passivation layer after forming the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05008—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05184—Tungsten [W] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05569—Disposition the external layer being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/11334—Manufacturing methods by local deposition of the material of the bump connector in solid form using preformed bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
- H01L2224/11444—Manufacturing methods by blanket deposition of the material of the bump connector in gaseous form
- H01L2224/1145—Physical vapour deposition [PVD], e.g. evaporation, or sputtering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
- H01L2224/1146—Plating
- H01L2224/11462—Electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/115—Manufacturing methods by chemical or physical modification of a pre-existing or pre-deposited material
- H01L2224/11515—Curing and solidification, e.g. of a photosensitive bump material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/116—Manufacturing methods by patterning a pre-deposited material
- H01L2224/11618—Manufacturing methods by patterning a pre-deposited material with selective exposure, development and removal of a photosensitive bump material, e.g. of a photosensitive conductive resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/119—Methods of manufacturing bump connectors involving a specific sequence of method steps
- H01L2224/1191—Forming a passivation layer after forming the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13005—Structure
- H01L2224/13008—Bump connector integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16153—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
- H01L2224/16155—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. being an insulating substrate with or without metallisation
- H01L2224/16157—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. being an insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16153—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
- H01L2224/16175—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
- H01L2224/29191—The principal constituent being an elastomer, e.g. silicones, isoprene, neoprene
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
Definitions
- FC-BGA flip-chip ball grid array
- PCB printed circuit board
- WSP wafer level chip scale packaging
- lithographic steps are performed on a wafer or die to spin coat, expose, develop, and etch a repassivation layer with patterned openings at locations for formation of copper pillar contact structures and subsequent solder ball drop or placement prior to surface mount soldering of the die to a carrier substrate.
- the repassivation material protects the copper and passivates the copper surface, and mechanically strengthens the base of the copper pillar during assembly to the carrier substrate.
- Further lithographic processing is required where redistribution layers (RDLs) are included in the die, and each repassivation layer adds an extra mask to the total cost of the process. Also, redistribution layer shorting can result from copper migration between redistribution layer features and ball placement locations.
- Described examples provide integrated circuits and methods, including forming a conductive seed layer at least partially above a conductive feature of a wafer, forming a conductive structure on at least a portion of the conductive seed layer, performing a printing process that forms a polymer material on a side of the wafer proximate a side of the conductive structure, curing the deposited polymer material, and attaching a solder ball structure to a side of the conductive structure.
- the printing process includes multiple printing passes to deposit multiple layers of the polymer material.
- a thermal cure material is printed, and the process includes heating the wafer while performing the printing process to at least partially cure the deposited polymer material.
- a final curing process is performed in one example after performing the printing process to thermally cure the polymer material.
- a UV curable material is printed, and the method further includes exposing the polymer material to ultraviolet light while performing the printing process.
- Some examples also include forming a conductive redistribution layer over a portion of the conductive structure after performing the printing process, and performing a second printing process that forms a second polymer material on the side of the wafer proximate a side of the conductive redistribution layer.
- a device that includes an electronic component disposed on or in a semiconductor substrate, a metallization structure disposed over the semiconductor substrate, including a conductive feature, a conductive contact structure electrically coupled with a conductive feature of the metallization structure, a printed polymer material disposed on the side of the wafer proximate a side of the conductive contact structure, and a solder ball structure connected to the conductive structure.
- an integrated circuit that includes a die with a substrate having an electronic component, and a metallization structure disposed over the substrate.
- the IC further includes a conductive contact structure electrically coupled with a conductive feature of the metallization structure, a printed polymer material disposed on the side of the wafer proximate a side of the conductive contact structure, and a package structure that encloses the die and provides electrical connection to the conductive contact structure.
- FIG. 1 is a partial sectional side elevation view of a microelectronic device with contact structures and a printed repassivation layer.
- FIG. 2 is a flow diagram of a method of fabricating a microelectronic device and a contact structure thereof.
- FIGS. 3-12 are partial sectional side elevation views of a microelectronic device undergoing fabrication processing according to the method of FIG. 2 .
- FIG. 13 is a partial sectional side elevation view of a packaged microelectronic device.
- FIG. 14 is a partial sectional side elevation view of another packaged microelectronic device.
- FIG. 15 is a partial sectional side elevation view of another packaged microelectronic device.
- FIG. 1 shows a microelectronic device 100 that includes multiple electronic components 101 (e.g., metal oxide semiconductor (MOS) transistors) disposed on or in a semiconductor substrate 102 .
- MOS metal oxide semiconductor
- the semiconductor substrate 102 in one example is a silicon wafer, a silicon-on-insulator (SOI) substrate or other semiconductor structure.
- Isolation structures 103 are disposed on select portions of an upper surface or side of the substrate 102 .
- the isolation structures 103 can be shallow trench isolation (STI) features or field oxide (FOX) structures in some examples.
- STI shallow trench isolation
- FOX field oxide
- the device 100 also includes a multi-layer metallization structure 104 , 106 disposed above the substrate 102 .
- the metallization structure includes a first dielectric structure layer 104 formed over the substrate 102 , as well as a multi-level upper metallization structure 106 .
- the first dielectric 104 structure layer is a pre-metal dielectric (PMD) layer disposed over the components 101 and the upper surface of the substrate 102 .
- the first dielectric structure layer 104 includes silicon dioxide (SiO 2 ) deposited over the components 101 , the substrate 102 and the isolation structures 103 .
- the example device 100 of FIG. 1 includes a 6 layer upper metallization structure 106 with a first layer 108 , referred to herein as an interlayer or interlevel dielectric (ILD) layer.
- ILD interlayer or interlevel dielectric
- the first ILD layer 108 , and the other ILD layers of the upper metallization structure 106 are formed of silicon dioxide (SiO 2 ) or other suitable dielectric material.
- the individual layers of the multi-layer upper metallization structure 106 are formed in two stages, including an intra-metal dielectric (IMD, not shown) sub layer and an ILD sublayer overlying the IMD sub layer.
- IMD intra-metal dielectric
- the individual IMD and ILD sublayers can be formed of any suitable dielectric material or materials, such as SiO 2 -based dielectric materials.
- Tungsten or other conductive contacts 110 extend through selective portions of the first dielectric structure layer 104 .
- the first ILD layer 108 , and the subsequent ILD layers in the upper metallization structure 106 include conductive metallization interconnect structures 112 , such as aluminum formed on the top surface of the underlying layer.
- the first layer 108 and the subsequent ILD layers also include conductive vias 113 , such as tungsten, providing electrical connection from the metallization features 112 of an individual layer to an overlying metallization layer.
- the example of FIG. 1 includes a second layer 114 disposed over the first layer 108 .
- the ILD layer 108 includes conductive interconnect structures 112 and vias 113 .
- the illustrated structure includes further metallization levels with corresponding dielectric layers 115 , 116 and 117 , as well as an uppermost or top metallization layer 118 .
- the substrate 102 , the electronic components 101 , the first dielectric structure layer 104 and the upper metallization structure 106 form a wafer or die 120 with an upper side or surface 121 .
- the individual layers 115 - 118 in this example include conductive interconnect structures 112 and associated vias 113 .
- the top metallization layer 118 includes two example conductive features 119 , such as upper most aluminum vias.
- the conductive features 119 include a side or surface at the upper side 121 of the wafer or die 120 at the top of the uppermost metallization layer 118 . Any number of conductive features 119 may be provided.
- One or more of the conductive features 119 can be electrically coupled with an electronic component 101 .
- the upper ILD dielectric layer 118 in one example is covered by one or more passivation layers 123 (e.g., protective overcoat (PO) and/or passivation layers), for example, silicon nitride (SiN), silicon oxynitride (SiO x N y ), or silicon dioxide (SiO 2 ).
- the passivation layer or layers 123 include one or more openings that expose a portion of the conductive features 119 to allow electrical connection of the features 119 to corresponding contact structures.
- the microelectronic device 100 includes two contact structures 122 .
- the contact structures 122 extend outward (e.g., upward along the “Y” direction in FIG. 1 ) from the upper side 121 of the metallization structure 106 .
- the individual contact structures 122 are electrically coupled with a corresponding one of the conductive features 119 .
- the individual contact structures 122 include a conductive seed layer 124 and a copper structure 126 .
- the microelectronic device 100 also includes a printed polymer material 128 disposed on the side 121 of the wafer 120 proximate a side of the conductive contact structure 122 , and a solder ball structure 130 connected to the conductive structure 126 .
- the conductive seed layer 124 is disposed at least partially on the corresponding conductive feature 119 .
- the conductive seed layer 124 includes titanium (Ti) or titanium tungsten (TiW).
- the individual contact structures also include a copper structure 126 that extends at least partially outward (e.g., upward in FIG. 1 ) from the upper side 121 of the wafer or die 120 .
- the copper structure 126 provides a copper pillar or post for subsequent soldering to a substrate or chip carrier using the solder ball 130 .
- the lateral dimensions of the conductive seed layer 124 and the copper structure 126 are approximately equal to one another.
- the deposited (e.g., printed) polymer material 128 is disposed on (e.g., extends to) a lateral side of the copper structure 126 .
- the printed polymer material 128 is spaced from at least one lateral side of the copper structure 126 .
- the printed polymer material 128 in certain examples provides a repassivation layer that protects the copper structure 126 and passivates the copper surface thereof.
- the printed polymer material 128 in certain examples mechanically strengthens the base of the copper pillar structure 126 during assembly to a carrier substrate (not shown).
- the printed polymer material 128 is a thermally cured material that includes one or more of a polyimide, a polybenzoxazole (PBO), an epoxy, or a bismaleimide.
- the printed polymer material 128 is an ultraviolet (UV) curable material that includes one or more of a pre-imidized polyimide, an epoxy, an acrylate, a blend or copolymer of epoxy and acrylic crosslinkers, a blend or copolymer of epoxy and phenolic crosslinkers, or a blend or copolymer of epoxy and vinyl crosslinkers.
- UV ultraviolet
- a blend is a mixture of components that may or may not react to each other, and a copolymer is a system derived from two or more monomer species that react together.
- the material 128 can be printed using a variety of additive deposition and curing steps, such as inkjet printing and thermal and/or UV curing, to improve material usage, mitigate copper migration, reduce production costs, and to facilitate extension to higher copper density while reducing the number of masks in production.
- the device 100 can also include a conductive redistribution layer and a second printed polymer material.
- FIG. 2 shows a method 200 of fabricating a microelectronic device, such as the device 100 of FIG. 1 .
- the example method 200 also includes die singulation and packaging of the device 100 to provide an integrated circuit product.
- FIGS. 3-12 illustrate processing at various intermediate stages of fabrication to produce the device 100 of FIG. 1 according to the method 200
- FIG. 13 shows a packaged microelectronic device.
- the method 200 in FIG. 2 includes fabricating one or more electronic components on and/or in a substrate at 202 .
- Any suitable semiconductor processing steps can be used at 202 in order to fabricate one or more electronic components on and/or in a semiconductor substrate 102 .
- the processing at 202 can include fabricating one or more transistors 101 on and/or in the semiconductor substrate 102 as shown in FIG. 3 .
- the fabrication processing at 202 includes fabrication of additional structural features, such as isolation structures 103 shown in FIG. 3 .
- the method 200 of FIG. 2 further includes fabricating a metallization structure above the substrate at 204 (e.g., first dielectric structure layer 104 and an upper metallization structure 106 above the substrate 102 in FIG. 3 ).
- FIG. 1 a metallization structure above the substrate at 204
- FIG. 3 shows processing 300 used to fabricate the electronic components 101 and the metallization structures 104 , 106 .
- construction of the metallization structure at 204 can further include fabrication of one or more additional electronic components (e.g., resistors, inductors, capacitors, transformers, not shown) at least partially in the metallization structure.
- the method 200 further includes forming a passivation layer at 206 .
- FIG. 3 shows one example, in which the processing 300 includes forming the passivation layer or layers 123 with openings that expose the upper portions of the conductive features 119 of the metallization structure 106 to allow electrical connection of the features 119 to subsequently formed contact structures.
- the method 200 also includes forming a conductive seed layer at least partially on a conductive feature of the wafer 120 at 208 .
- FIG. 3 shows one example, including performing a sputtering or electroplating deposition process 300 that deposits the conductive seed layer 124 on the upper side 121 of the wafer 120 .
- a sputter deposition process 300 in FIG. 3 forms a titanium or titanium tungsten material conductive seed layer 124 on the wafer side 121 , which extends at least partially on the conductive features 119 of the wafer 120 .
- the processing at 202 - 208 in one example provides a wafer 120 as shown in FIG. 3 .
- the deposited seed layer material 124 also extends over the previously deposited passivation layer or layers 123 as shown in FIG. 3 .
- the method 200 continues in FIG. 2 with formation of a copper post or pillar structure above the deposited seed layer at 210 - 218 .
- One example implementation includes forming a photoresist layer at 210 , and patterning the photoresist layer at 212 to form openings for pillars.
- FIG. 4 shows an example deposition process 400 that deposits and patterns a photoresist material layer 402 .
- the photoresist layer 402 in one example is patterned at 212 using a photolithography process that selectively removes portions of the photoresist material 402 to expose portions above the conductive features 119 of the wafer 120 .
- the lateral (e.g., X-axis) width of the openings in the photoresist layer 402 in one example is generally coextensive with the lateral width of the conductive features 119 of the wafer 120 , although not a requirement of all possible implementations.
- the method 200 further includes forming copper in the patterned openings at 214 .
- the copper structure formation in this example includes depositing copper material at 214 on the exposed portion of the conductive feature.
- FIG. 5 shows one example, including performing an electroplating deposition process 500 that forms the copper structures 126 in the openings of the photoresist 402 .
- the process 500 forms the copper structures 126 on the exposed portions of the conductive feature 119 of the wafer 120 .
- FIG. 6 shows a photoresist removal process 600 (e.g., selective etch) that removes the photoresist material 402 from the wafer 120 .
- a photoresist removal process 600 e.g., selective etch
- FIG. 6 shows a photoresist removal process 600 (e.g., selective etch) that removes the photoresist material 402 from the wafer 120 .
- the example method 200 is illustrated and described above using a damascene type process to form the copper structures 126 using a patterned photoresist 402 , other processing steps can be used to form a conductive copper structure on the seed layer 124 over the conductive feature 119 of the wafer 120 .
- the illustrated example wafer 120 includes multiple conductive features 119 and corresponding contact structures 122 , other implementations are possible in which only a single contact structure 122 is formed, and further examples are possible in which more than two contact structures 122 are formed.
- the method 200 continues with a seed etch at 218 that removes exposed portions of the seed layer 124 .
- FIG. 7 shows an example in which an etch process 700 is performed that etches the exposed seed layer 124 to expose a portion of the passivation layer or layers 123 .
- the method 200 also includes performing a printing process at 220 that forms a printed polymer material 128 on a side of the wafer 120 proximate a side of the conductive structure 126 .
- FIG. 8 shows an example in which an inkjet printing process 800 is performed using a print head 802 , which selectively prints or deposits the printed polymer material 128 on predetermined exposed portions of the passivation layer 123 .
- the printing processing 800 in one example prints the polymer repassivation material 128 slightly spaced laterally from the lateral sides of the copper pillar structures 126 , although not a requirement of all possible implementations. Any suitable repassivation material and printing process can be used.
- a printable material 128 which has a viscosity of 10-30 cP, a surface tension of 20-40 mN/m, and a solids particle size of less than 200 nm, although not strict requirement of all possible implementations
- thermal-based inks are used, such as polyimide, epoxy, bismaleimide, where the thermal-based inks are solvent-diluted systems with a solids contents range of 20-35 wt % for thermal in situ and/or post-curing.
- UV-based inks are printed at 220 , such as pre-imidized polyimide, epoxy, acrylate, blend or copolymer of epoxy and acrylic crosslinkers, blend or copolymer of epoxy and phenolic crosslinkers, blend or copolymer of epoxy and vinyl crosslinkers, where the UV-based inks include UV initiators to start the polymerization.
- the UV-based inks are solventless systems.
- UV-based inks can be used which are solvent-diluted systems with solids contents between 20-35 wt %.
- post-cured UV-based inks can be used.
- UV-based inks can be printed using a print head with a UV light source (e.g., 806 in FIG. 8 ) to at least partially thermally cure (e.g., “pin”) the printed material 128 to the printed surface during printing, alone or in combination with subsequent final curing (e.g., at 224 in FIG. 2 ).
- a UV light source e.g., 806 in FIG. 8
- at least partially thermally cure e.g., “pin” the printed material 128 to the printed surface during printing, alone or in combination with subsequent final curing (e.g., at 224 in FIG. 2 ).
- FIG. 8 illustrates one example using an inkjet printer apparatus programmed according to a design layout of the wafer 120 , where the print head 802 moves along a programmed path 804 to selectively print the material 128 in desired locations on the top side of the wafer 120 .
- an initial curing function is implemented concurrently with the printing at 220 to at least partially cure the repassivation material 128 during printing.
- One example implementation includes heating the wafer 120 while performing the printing process at 220 to at least partially cure the polymer material 128 .
- the print head 802 is equipped with an ultraviolet light source 806 that emits ultraviolet light 808 as shown in FIG. 8 during the printing process at 220 . This example includes exposing the polymer material 128 to ultraviolet light while performing the printing process to at least partially cure the polymer material 128 .
- a single printed repassivation layer 128 can be formed in certain examples.
- the printing processing includes performing multiple printing passes to deposit multiple layers of the polymer material 128 proximate the side of the conductive structure 126 .
- the process 200 further includes determining at 221 whether further passivation layers are desired. Multiple repassivation material layers 128 can be printed, for example, in order to control the final thickness of the repassivation material layer 128 for a given design. If a further passivation material layer is desired (YES at 221 ), another repassivation layer is printed and optionally partially cured at 220 .
- FIGS. 8 and 9 show one example implementation, including printing a first layer of the polymer repassivation material 128 in FIG.
- the example method 200 includes determining whether a redistribution layer (RDL) is desired at 222 . If so (YES at 222 ), the method 200 returns to 208 as described above to form an RDL structure and associated second repassivation layer.
- RDL redistribution layer
- the example method 200 continues at 224 in FIG. 2 , with a final curing process that thermally cures the polymer material 128 , after performing 220 the printing process 800 .
- FIG. 10 shows the wafer 120 undergoing a final curing process 1000 that cures the printed polymer material 128 .
- the final cure process 1000 is a thermal process, for example, that heats the wafer 120 for a suitable duration at an appropriate temperature to cure the polymer material 128 .
- the final cure processing at 224 in one example adheres at least some of the printed polymer material 128 to the lateral sides of the conductive copper pillar structures 126 , for example, through wicking action.
- the final cure processing at 224 includes exposing the wafer 120 to ultraviolet light, for example, to cure a UV curable printed polymer material 128 .
- the method 200 also includes attaching a solder ball structure to a side of the conductive structure 126 at 226 for subsequent assembly processing.
- FIG. 11 shows one example, in which a ball-attach process 1100 is performed that attaches solder balls 130 to the top surfaces of the exposed portions of the conductive copper pillar structures 126 .
- FIG. 12 shows an example of the wafer 120 undergoing further processing 1200 according to the method 200 .
- One example includes forming a conductive redistribution layer (e.g., at 214 in FIG. 2 ) 1202 over a portion of the conductive structure 126 after performing 220 the repassivation layer printing process.
- the RDL processing further involves forming an associated seed layer 1204 as shown in FIG. 12 .
- the RDL processing 1200 in this example also includes performing a second printing process (e.g., at 220 in FIG. 2 ) that forms a second polymer material 1206 on the side of the wafer 120 proximate the lateral side of the conductive redistribution layer 1202 , as shown in FIG. 12 .
- the method 200 in FIG. 2 also includes die singulation (e.g., separation of the wafer 120 into two or more dies) and packaging at 228 to provide a completed microelectronic device, whether including a single electronic component 101 , or an integrated circuit that includes multiple electronic components 101 as well as a package structure that encloses the die 120 and provides electrical connection to the conductive contact structure 122 .
- the device can be used in a variety of different product configurations, such as fine pitch flip chip packages (e.g., FCBGA), flip chip on lead packages (e.g., FCOL), and wafer level chip scale packages (WLCSP), etc.
- FIG. 13 shows an example packaged flip chip ball grid array (FCBGA) integrated circuit (IC) 1301 resulting from packaging processing 1300 using the wafer 120 of FIG. 11 .
- the flip chip implementation uses small print head tips to print the passivation material (e.g., print head 802 in FIG. 8 above).
- Lower resolution printing equipment can be used to print the passivation material 128 for WLCSP devices.
- the example IC 1301 in FIG. 13 includes the die 120 soldered to a substrate or carrier 1302 using the solder balls 130 .
- the die 120 is soldered to the carrier substrate 1302 using a surface mount technology (SMT) process that solders the solder balls 130 to conductive pads 1304 on an upper side of the carrier substrate 1302 .
- SMT surface mount technology
- the reflow of the solder balls 130 creates a solder joint between the conductive copper pillar structures 126 of the die 120 and the conductive pads 1404 of the PCB 1402 .
- the IC 1301 also includes conductive pads 1306 located on the bottom side of the carrier substrate 1302 , along with corresponding solder balls 1308 to allow the IC 1301 to be soldered to an end-user printed circuit board (not shown).
- the carrier substrate 1302 also includes capacitors or other electronic components 1310 soldered to the upper or top side of the carrier substrate 1302 , as well as additional exposed (e.g., lower side) electronic components (e.g., capacitors) 1314 on the bottom side of the carrier substrate 1302 .
- the finished IC 1301 in FIG. 13 also includes an underfill adhesive material 1316 (e.g., epoxy) that seals the soldered connection between the die 120 and the carrier substrate 1302 .
- the carrier substrate 1302 is a multilayer printed circuit board structure including a printed circuit board material, such as polyimide, glass-reinforced epoxy laminate material (e.g., flame retardant FR-4 material compliant with the UL94V-0 standard) or substrate build-up technology with Ajinomoto build-up film (ABF) dielectric layers laminated between copper layers above and below a rigid core material.
- a printed circuit board material such as polyimide, glass-reinforced epoxy laminate material (e.g., flame retardant FR-4 material compliant with the UL94V-0 standard) or substrate build-up technology with Ajinomoto build-up film (ABF) dielectric layers laminated between copper layers above and below a rigid core material.
- the substrate 1302 can be a single layer structure or a multi-layer substrate in other examples.
- the substrate 1302 in one example includes plated through holes and/or micro-vias, some or all of which provide electrical interconnection between dielectric layers of a multi-layer structure.
- the substrate 1302 also includes traces or conductive routing features on a top side, a bottom side, and/or within or between internal layers selectively connected by conductive vias structures.
- the illustrated example includes conductive connections 1305 (e.g., aluminum and/or copper).
- the individual connections 1305 electrically connect one or more of the conductive pads 1304 on the upper side of the substrate 1302 to one or more associated conductive pads 1306 on the bottom side of the substrate 1302 .
- the connections 1305 include one or more of the trace layers and vias structures.
- the example IC 1301 also includes a lid or heat spreader structure 1320 (e.g., nickel plated copper, AlSiC, Al, etc.) mounted to a top surface of the die 120 via a thermal interface material 1318 (e.g., silicone gel, etc.), along with a conductive or nonconductive lid seal adhesive 1322 that holds outer portions of the lid 1320 to the carrier substrate 1302 .
- a lid or heat spreader structure 1320 e.g., nickel plated copper, AlSiC, Al, etc.
- a thermal interface material 1318 e.g., silicone gel, etc.
- FIG. 14 shows an example packaged wafer level chip scale package (WLCSP) IC 1400 that includes the die 120 is soldered to a host printed circuit board (PCB) 1402 using SMT processing (not shown) that solders the solder balls 130 to conductive pads 1404 on an upper side of the PCB 1402 .
- WLCSP wafer level chip scale package
- PCB printed circuit board
- SMT processing not shown
- a surface mount technology process is performed at 228 in FIG. 2 to reflow the solder balls 130 to create a solder joint between the conductive copper pillar structures 126 of the die 120 and the conductive pads 1404 of the PCB 1402 .
- FIG. 15 shows an example packaged flip chip on lead (FCOL) IC 1500 .
- the IC 1500 is a molded package lead frame assembly that includes the die 120 soldered to leads of a conductive metal lead frame structure 1502 .
- the die 120 and the leadframe are encapsulated in a ceramic structure or a molded material 1504 , such as plastic.
- the lead frame 1502 and the material 1504 encloses the die 120 . Portions of the lead frame 1502 are not covered by the material 1504 to allow electrical connection of user circuit board pads to the conductive contact structure 122 when the IC 1500 is soldered to a host printed circuit board (not shown).
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Ceramic Engineering (AREA)
- Geometry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- Integrated circuits and packaged electronic components (e.g., microelectronic devices) are often produced from a semiconductor-based die or chip with one or more electronic components. A variety of integrated packaging types are available, including flip-chip ball grid array (FC-BGA) direct surface mountable packages. FC-BGA include a die mounted to a substrate, such as a printed circuit board (PCB), which in turn has conductive pads or balls for soldering to a user board. Wafer chip scale packaging or wafer level chip scale packaging (WCSP or WLCSP) technology is employed in manufacturing flip-chip BGA devices. In one WCSP process, lithographic steps are performed on a wafer or die to spin coat, expose, develop, and etch a repassivation layer with patterned openings at locations for formation of copper pillar contact structures and subsequent solder ball drop or placement prior to surface mount soldering of the die to a carrier substrate. The repassivation material protects the copper and passivates the copper surface, and mechanically strengthens the base of the copper pillar during assembly to the carrier substrate. Further lithographic processing is required where redistribution layers (RDLs) are included in the die, and each repassivation layer adds an extra mask to the total cost of the process. Also, redistribution layer shorting can result from copper migration between redistribution layer features and ball placement locations.
- Described examples provide integrated circuits and methods, including forming a conductive seed layer at least partially above a conductive feature of a wafer, forming a conductive structure on at least a portion of the conductive seed layer, performing a printing process that forms a polymer material on a side of the wafer proximate a side of the conductive structure, curing the deposited polymer material, and attaching a solder ball structure to a side of the conductive structure. In certain examples, the printing process includes multiple printing passes to deposit multiple layers of the polymer material. In one example, a thermal cure material is printed, and the process includes heating the wafer while performing the printing process to at least partially cure the deposited polymer material. A final curing process is performed in one example after performing the printing process to thermally cure the polymer material. In another example, a UV curable material is printed, and the method further includes exposing the polymer material to ultraviolet light while performing the printing process. Some examples also include forming a conductive redistribution layer over a portion of the conductive structure after performing the printing process, and performing a second printing process that forms a second polymer material on the side of the wafer proximate a side of the conductive redistribution layer.
- Further aspects of the disclosure provide a device that includes an electronic component disposed on or in a semiconductor substrate, a metallization structure disposed over the semiconductor substrate, including a conductive feature, a conductive contact structure electrically coupled with a conductive feature of the metallization structure, a printed polymer material disposed on the side of the wafer proximate a side of the conductive contact structure, and a solder ball structure connected to the conductive structure.
- Another aspect of the disclosure provides an integrated circuit (IC) that includes a die with a substrate having an electronic component, and a metallization structure disposed over the substrate. The IC further includes a conductive contact structure electrically coupled with a conductive feature of the metallization structure, a printed polymer material disposed on the side of the wafer proximate a side of the conductive contact structure, and a package structure that encloses the die and provides electrical connection to the conductive contact structure.
-
FIG. 1 is a partial sectional side elevation view of a microelectronic device with contact structures and a printed repassivation layer. -
FIG. 2 is a flow diagram of a method of fabricating a microelectronic device and a contact structure thereof. -
FIGS. 3-12 are partial sectional side elevation views of a microelectronic device undergoing fabrication processing according to the method ofFIG. 2 . -
FIG. 13 is a partial sectional side elevation view of a packaged microelectronic device. -
FIG. 14 is a partial sectional side elevation view of another packaged microelectronic device. -
FIG. 15 is a partial sectional side elevation view of another packaged microelectronic device. - In the drawings, like reference numerals refer to like elements throughout, and the various features are not necessarily drawn to scale. In the following discussion and in the claims, the terms “including”, “includes”, “having”, “has”, “with”, or variants thereof are intended to be inclusive in a manner similar to the term “comprising”, and thus should be interpreted to mean “including, but not limited to . . . ” Also, the term “couple” or “couples” is intended to include indirect or direct electrical or mechanical connection or combinations thereof. For example, if a first device couples to or is coupled with a second device, that connection may be through a direct electrical connection, or through an indirect electrical connection via one or more intervening devices and connections.
-
FIG. 1 shows amicroelectronic device 100 that includes multiple electronic components 101 (e.g., metal oxide semiconductor (MOS) transistors) disposed on or in asemiconductor substrate 102. Although theexample device 100 is an integrated circuit withmultiple components 101, other microelectronic device implementations can include a single electronic component. Thesemiconductor substrate 102 in one example is a silicon wafer, a silicon-on-insulator (SOI) substrate or other semiconductor structure.Isolation structures 103 are disposed on select portions of an upper surface or side of thesubstrate 102. Theisolation structures 103 can be shallow trench isolation (STI) features or field oxide (FOX) structures in some examples. Thedevice 100 also includes amulti-layer metallization structure substrate 102. The metallization structure includes a firstdielectric structure layer 104 formed over thesubstrate 102, as well as a multi-levelupper metallization structure 106. In one example, the first dielectric 104 structure layer is a pre-metal dielectric (PMD) layer disposed over thecomponents 101 and the upper surface of thesubstrate 102. In one example, the firstdielectric structure layer 104 includes silicon dioxide (SiO2) deposited over thecomponents 101, thesubstrate 102 and theisolation structures 103. - The
example device 100 ofFIG. 1 includes a 6 layerupper metallization structure 106 with afirst layer 108, referred to herein as an interlayer or interlevel dielectric (ILD) layer. Different numbers of layers can be used in different implementations. In one example, thefirst ILD layer 108, and the other ILD layers of theupper metallization structure 106 are formed of silicon dioxide (SiO2) or other suitable dielectric material. In certain implementations, the individual layers of the multi-layerupper metallization structure 106 are formed in two stages, including an intra-metal dielectric (IMD, not shown) sub layer and an ILD sublayer overlying the IMD sub layer. The individual IMD and ILD sublayers can be formed of any suitable dielectric material or materials, such as SiO2-based dielectric materials. Tungsten or otherconductive contacts 110 extend through selective portions of the firstdielectric structure layer 104. Thefirst ILD layer 108, and the subsequent ILD layers in theupper metallization structure 106 include conductivemetallization interconnect structures 112, such as aluminum formed on the top surface of the underlying layer. In this example, thefirst layer 108 and the subsequent ILD layers also includeconductive vias 113, such as tungsten, providing electrical connection from the metallization features 112 of an individual layer to an overlying metallization layer. The example ofFIG. 1 includes asecond layer 114 disposed over thefirst layer 108. The ILDlayer 108 includesconductive interconnect structures 112 andvias 113. The illustrated structure includes further metallization levels with correspondingdielectric layers top metallization layer 118. Thesubstrate 102, theelectronic components 101, the firstdielectric structure layer 104 and theupper metallization structure 106 form a wafer or die 120 with an upper side orsurface 121. The individual layers 115-118 in this example includeconductive interconnect structures 112 and associatedvias 113. - The
top metallization layer 118 includes two exampleconductive features 119, such as upper most aluminum vias. Theconductive features 119 include a side or surface at theupper side 121 of the wafer or die 120 at the top of theuppermost metallization layer 118. Any number ofconductive features 119 may be provided. One or more of theconductive features 119 can be electrically coupled with anelectronic component 101. The upper ILDdielectric layer 118 in one example is covered by one or more passivation layers 123 (e.g., protective overcoat (PO) and/or passivation layers), for example, silicon nitride (SiN), silicon oxynitride (SiOxNy), or silicon dioxide (SiO2). In one example, the passivation layer orlayers 123 include one or more openings that expose a portion of theconductive features 119 to allow electrical connection of thefeatures 119 to corresponding contact structures. - In the example of
FIG. 1 , themicroelectronic device 100 includes twocontact structures 122. Thecontact structures 122 extend outward (e.g., upward along the “Y” direction inFIG. 1 ) from theupper side 121 of themetallization structure 106. Theindividual contact structures 122 are electrically coupled with a corresponding one of theconductive features 119. Theindividual contact structures 122 include aconductive seed layer 124 and acopper structure 126. Themicroelectronic device 100 also includes a printedpolymer material 128 disposed on theside 121 of thewafer 120 proximate a side of theconductive contact structure 122, and asolder ball structure 130 connected to theconductive structure 126. Theconductive seed layer 124 is disposed at least partially on the correspondingconductive feature 119. In one example, theconductive seed layer 124 includes titanium (Ti) or titanium tungsten (TiW). The individual contact structures also include acopper structure 126 that extends at least partially outward (e.g., upward inFIG. 1 ) from theupper side 121 of the wafer or die 120. In one example, thecopper structure 126 provides a copper pillar or post for subsequent soldering to a substrate or chip carrier using thesolder ball 130. In one example, the lateral dimensions of theconductive seed layer 124 and the copper structure 126 (e.g., along the X-axis direction inFIG. 1 ) are approximately equal to one another. - In one example, the deposited (e.g., printed)
polymer material 128 is disposed on (e.g., extends to) a lateral side of thecopper structure 126. In another example, the printedpolymer material 128 is spaced from at least one lateral side of thecopper structure 126. The printedpolymer material 128 in certain examples provides a repassivation layer that protects thecopper structure 126 and passivates the copper surface thereof. In addition, the printedpolymer material 128 in certain examples mechanically strengthens the base of thecopper pillar structure 126 during assembly to a carrier substrate (not shown). In one example, the printedpolymer material 128 is a thermally cured material that includes one or more of a polyimide, a polybenzoxazole (PBO), an epoxy, or a bismaleimide. In another example, the printedpolymer material 128 is an ultraviolet (UV) curable material that includes one or more of a pre-imidized polyimide, an epoxy, an acrylate, a blend or copolymer of epoxy and acrylic crosslinkers, a blend or copolymer of epoxy and phenolic crosslinkers, or a blend or copolymer of epoxy and vinyl crosslinkers. As used herein, a blend is a mixture of components that may or may not react to each other, and a copolymer is a system derived from two or more monomer species that react together. As detailed further below in connection withFIGS. 2-11 , thematerial 128 can be printed using a variety of additive deposition and curing steps, such as inkjet printing and thermal and/or UV curing, to improve material usage, mitigate copper migration, reduce production costs, and to facilitate extension to higher copper density while reducing the number of masks in production. As shown further below inFIG. 12 , thedevice 100 can also include a conductive redistribution layer and a second printed polymer material. - Referring also to
FIGS. 2-13 ,FIG. 2 shows amethod 200 of fabricating a microelectronic device, such as thedevice 100 ofFIG. 1 . Theexample method 200 also includes die singulation and packaging of thedevice 100 to provide an integrated circuit product.FIGS. 3-12 illustrate processing at various intermediate stages of fabrication to produce thedevice 100 ofFIG. 1 according to themethod 200, andFIG. 13 shows a packaged microelectronic device. - The
method 200 inFIG. 2 includes fabricating one or more electronic components on and/or in a substrate at 202. Any suitable semiconductor processing steps can be used at 202 in order to fabricate one or more electronic components on and/or in asemiconductor substrate 102. For example, the processing at 202 can include fabricating one ormore transistors 101 on and/or in thesemiconductor substrate 102 as shown inFIG. 3 . In one example, the fabrication processing at 202 includes fabrication of additional structural features, such asisolation structures 103 shown inFIG. 3 . Themethod 200 ofFIG. 2 further includes fabricating a metallization structure above the substrate at 204 (e.g., firstdielectric structure layer 104 and anupper metallization structure 106 above thesubstrate 102 inFIG. 3 ).FIG. 3 shows processing 300 used to fabricate theelectronic components 101 and themetallization structures method 200 further includes forming a passivation layer at 206.FIG. 3 shows one example, in which theprocessing 300 includes forming the passivation layer or layers 123 with openings that expose the upper portions of theconductive features 119 of themetallization structure 106 to allow electrical connection of thefeatures 119 to subsequently formed contact structures. - The
method 200 also includes forming a conductive seed layer at least partially on a conductive feature of thewafer 120 at 208.FIG. 3 shows one example, including performing a sputtering orelectroplating deposition process 300 that deposits theconductive seed layer 124 on theupper side 121 of thewafer 120. In one example, asputter deposition process 300 inFIG. 3 forms a titanium or titanium tungsten materialconductive seed layer 124 on thewafer side 121, which extends at least partially on theconductive features 119 of thewafer 120. The processing at 202-208 in one example provides awafer 120 as shown inFIG. 3 . At this point in thefabrication process 200, the depositedseed layer material 124 also extends over the previously deposited passivation layer or layers 123 as shown inFIG. 3 . - The
method 200 continues inFIG. 2 with formation of a copper post or pillar structure above the deposited seed layer at 210-218. One example implementation includes forming a photoresist layer at 210, and patterning the photoresist layer at 212 to form openings for pillars.FIG. 4 shows anexample deposition process 400 that deposits and patterns aphotoresist material layer 402. Thephotoresist layer 402 in one example is patterned at 212 using a photolithography process that selectively removes portions of thephotoresist material 402 to expose portions above theconductive features 119 of thewafer 120. The lateral (e.g., X-axis) width of the openings in thephotoresist layer 402 in one example is generally coextensive with the lateral width of theconductive features 119 of thewafer 120, although not a requirement of all possible implementations. - The
method 200 further includes forming copper in the patterned openings at 214. The copper structure formation in this example includes depositing copper material at 214 on the exposed portion of the conductive feature.FIG. 5 shows one example, including performing anelectroplating deposition process 500 that forms thecopper structures 126 in the openings of thephotoresist 402. Theprocess 500 forms thecopper structures 126 on the exposed portions of theconductive feature 119 of thewafer 120. - The
method 200 continues at 216 inFIG. 2 with removal of the remaining resist layer.FIG. 6 shows a photoresist removal process 600 (e.g., selective etch) that removes thephotoresist material 402 from thewafer 120. Although theexample method 200 is illustrated and described above using a damascene type process to form thecopper structures 126 using a patternedphotoresist 402, other processing steps can be used to form a conductive copper structure on theseed layer 124 over theconductive feature 119 of thewafer 120. Moreover, although the illustratedexample wafer 120 includes multipleconductive features 119 andcorresponding contact structures 122, other implementations are possible in which only asingle contact structure 122 is formed, and further examples are possible in which more than twocontact structures 122 are formed. Themethod 200 continues with a seed etch at 218 that removes exposed portions of theseed layer 124.FIG. 7 shows an example in which anetch process 700 is performed that etches the exposedseed layer 124 to expose a portion of the passivation layer or layers 123. - The
method 200 also includes performing a printing process at 220 that forms a printedpolymer material 128 on a side of thewafer 120 proximate a side of theconductive structure 126.FIG. 8 shows an example in which aninkjet printing process 800 is performed using aprint head 802, which selectively prints or deposits the printedpolymer material 128 on predetermined exposed portions of thepassivation layer 123. As shown inFIG. 8 , theprinting processing 800 in one example prints thepolymer repassivation material 128 slightly spaced laterally from the lateral sides of thecopper pillar structures 126, although not a requirement of all possible implementations. Any suitable repassivation material and printing process can be used. In one example, aprintable material 128 is used which has a viscosity of 10-30 cP, a surface tension of 20-40 mN/m, and a solids particle size of less than 200 nm, although not strict requirement of all possible implementations In one example, thermal-based inks are used, such as polyimide, epoxy, bismaleimide, where the thermal-based inks are solvent-diluted systems with a solids contents range of 20-35 wt % for thermal in situ and/or post-curing. In another example, UV-based inks are printed at 220, such as pre-imidized polyimide, epoxy, acrylate, blend or copolymer of epoxy and acrylic crosslinkers, blend or copolymer of epoxy and phenolic crosslinkers, blend or copolymer of epoxy and vinyl crosslinkers, where the UV-based inks include UV initiators to start the polymerization. In some examples, the UV-based inks are solventless systems. In other examples, UV-based inks can be used which are solvent-diluted systems with solids contents between 20-35 wt %. In certain examples, post-cured UV-based inks can be used. In other examples, UV-based inks can be printed using a print head with a UV light source (e.g., 806 inFIG. 8 ) to at least partially thermally cure (e.g., “pin”) the printedmaterial 128 to the printed surface during printing, alone or in combination with subsequent final curing (e.g., at 224 inFIG. 2 ). - The printing processing at 220 advantageously economizes consumption of the
polymer repassivation material 128.FIG. 8 illustrates one example using an inkjet printer apparatus programmed according to a design layout of thewafer 120, where theprint head 802 moves along aprogrammed path 804 to selectively print thematerial 128 in desired locations on the top side of thewafer 120. In one example, an initial curing function is implemented concurrently with the printing at 220 to at least partially cure therepassivation material 128 during printing. One example implementation includes heating thewafer 120 while performing the printing process at 220 to at least partially cure thepolymer material 128. In another example, theprint head 802 is equipped with an ultravioletlight source 806 that emitsultraviolet light 808 as shown inFIG. 8 during the printing process at 220. This example includes exposing thepolymer material 128 to ultraviolet light while performing the printing process to at least partially cure thepolymer material 128. - A single printed
repassivation layer 128 can be formed in certain examples. In other examples, the printing processing includes performing multiple printing passes to deposit multiple layers of thepolymer material 128 proximate the side of theconductive structure 126. In one example, theprocess 200 further includes determining at 221 whether further passivation layers are desired. Multiple repassivation material layers 128 can be printed, for example, in order to control the final thickness of therepassivation material layer 128 for a given design. If a further passivation material layer is desired (YES at 221), another repassivation layer is printed and optionally partially cured at 220.FIGS. 8 and 9 show one example implementation, including printing a first layer of thepolymer repassivation material 128 inFIG. 8 , followed by printing one or more additional layers using theprocess 800 in order to form a multilayerrepassivation material structure 128 as shown inFIG. 9 . If no additional repassivation layers are desired (NO at 221), theexample method 200 includes determining whether a redistribution layer (RDL) is desired at 222. If so (YES at 222), themethod 200 returns to 208 as described above to form an RDL structure and associated second repassivation layer. - The
example method 200 continues at 224 inFIG. 2 , with a final curing process that thermally cures thepolymer material 128, after performing 220 theprinting process 800.FIG. 10 shows thewafer 120 undergoing afinal curing process 1000 that cures the printedpolymer material 128. In one example, thefinal cure process 1000 is a thermal process, for example, that heats thewafer 120 for a suitable duration at an appropriate temperature to cure thepolymer material 128. As shown inFIG. 10 , the final cure processing at 224 in one example adheres at least some of the printedpolymer material 128 to the lateral sides of the conductivecopper pillar structures 126, for example, through wicking action. In another example, the final cure processing at 224 includes exposing thewafer 120 to ultraviolet light, for example, to cure a UV curable printedpolymer material 128. - The
method 200 also includes attaching a solder ball structure to a side of theconductive structure 126 at 226 for subsequent assembly processing.FIG. 11 shows one example, in which a ball-attachprocess 1100 is performed that attachessolder balls 130 to the top surfaces of the exposed portions of the conductivecopper pillar structures 126. - As discussed above, one example of the
method 200 includes redistribution layer fabrication processing (e.g., YES at 222).FIG. 12 shows an example of thewafer 120 undergoing further processing 1200 according to themethod 200. One example includes forming a conductive redistribution layer (e.g., at 214 inFIG. 2 ) 1202 over a portion of theconductive structure 126 after performing 220 the repassivation layer printing process. In one example, moreover, the RDL processing further involves forming an associatedseed layer 1204 as shown inFIG. 12 . TheRDL processing 1200 in this example also includes performing a second printing process (e.g., at 220 inFIG. 2 ) that forms asecond polymer material 1206 on the side of thewafer 120 proximate the lateral side of theconductive redistribution layer 1202, as shown inFIG. 12 . - The
method 200 inFIG. 2 also includes die singulation (e.g., separation of thewafer 120 into two or more dies) and packaging at 228 to provide a completed microelectronic device, whether including a singleelectronic component 101, or an integrated circuit that includes multipleelectronic components 101 as well as a package structure that encloses thedie 120 and provides electrical connection to theconductive contact structure 122. The device can be used in a variety of different product configurations, such as fine pitch flip chip packages (e.g., FCBGA), flip chip on lead packages (e.g., FCOL), and wafer level chip scale packages (WLCSP), etc. -
FIG. 13 shows an example packaged flip chip ball grid array (FCBGA) integrated circuit (IC) 1301 resulting frompackaging processing 1300 using thewafer 120 ofFIG. 11 . The flip chip implementation uses small print head tips to print the passivation material (e.g.,print head 802 inFIG. 8 above). Lower resolution printing equipment can be used to print thepassivation material 128 for WLCSP devices. - The
example IC 1301 inFIG. 13 includes the die 120 soldered to a substrate orcarrier 1302 using thesolder balls 130. In one example, at 228 inFIG. 2 , thedie 120 is soldered to thecarrier substrate 1302 using a surface mount technology (SMT) process that solders thesolder balls 130 toconductive pads 1304 on an upper side of thecarrier substrate 1302. The reflow of thesolder balls 130 creates a solder joint between the conductivecopper pillar structures 126 of thedie 120 and theconductive pads 1404 of thePCB 1402. TheIC 1301 also includesconductive pads 1306 located on the bottom side of thecarrier substrate 1302, along withcorresponding solder balls 1308 to allow theIC 1301 to be soldered to an end-user printed circuit board (not shown). - In this example, the
carrier substrate 1302 also includes capacitors or otherelectronic components 1310 soldered to the upper or top side of thecarrier substrate 1302, as well as additional exposed (e.g., lower side) electronic components (e.g., capacitors) 1314 on the bottom side of thecarrier substrate 1302. Thefinished IC 1301 inFIG. 13 also includes an underfill adhesive material 1316 (e.g., epoxy) that seals the soldered connection between the die 120 and thecarrier substrate 1302. In one example, thecarrier substrate 1302 is a multilayer printed circuit board structure including a printed circuit board material, such as polyimide, glass-reinforced epoxy laminate material (e.g., flame retardant FR-4 material compliant with the UL94V-0 standard) or substrate build-up technology with Ajinomoto build-up film (ABF) dielectric layers laminated between copper layers above and below a rigid core material. Thesubstrate 1302 can be a single layer structure or a multi-layer substrate in other examples. Thesubstrate 1302 in one example includes plated through holes and/or micro-vias, some or all of which provide electrical interconnection between dielectric layers of a multi-layer structure. Thesubstrate 1302 also includes traces or conductive routing features on a top side, a bottom side, and/or within or between internal layers selectively connected by conductive vias structures. The illustrated example includes conductive connections 1305 (e.g., aluminum and/or copper). Theindividual connections 1305 electrically connect one or more of theconductive pads 1304 on the upper side of thesubstrate 1302 to one or more associatedconductive pads 1306 on the bottom side of thesubstrate 1302. Theconnections 1305 include one or more of the trace layers and vias structures. Theexample IC 1301 also includes a lid or heat spreader structure 1320 (e.g., nickel plated copper, AlSiC, Al, etc.) mounted to a top surface of thedie 120 via a thermal interface material 1318 (e.g., silicone gel, etc.), along with a conductive or nonconductive lid seal adhesive 1322 that holds outer portions of thelid 1320 to thecarrier substrate 1302. -
FIG. 14 shows an example packaged wafer level chip scale package (WLCSP)IC 1400 that includes thedie 120 is soldered to a host printed circuit board (PCB) 1402 using SMT processing (not shown) that solders thesolder balls 130 toconductive pads 1404 on an upper side of thePCB 1402. In this embodiment, a surface mount technology process is performed at 228 inFIG. 2 to reflow thesolder balls 130 to create a solder joint between the conductivecopper pillar structures 126 of thedie 120 and theconductive pads 1404 of thePCB 1402. -
FIG. 15 shows an example packaged flip chip on lead (FCOL)IC 1500. TheIC 1500 is a molded package lead frame assembly that includes the die 120 soldered to leads of a conductive metallead frame structure 1502. Thedie 120 and the leadframe are encapsulated in a ceramic structure or a moldedmaterial 1504, such as plastic. Thelead frame 1502 and thematerial 1504 encloses thedie 120. Portions of thelead frame 1502 are not covered by thematerial 1504 to allow electrical connection of user circuit board pads to theconductive contact structure 122 when theIC 1500 is soldered to a host printed circuit board (not shown). - The above examples are merely illustrative of several possible embodiments of various aspects of the present disclosure, wherein equivalent alterations and/or modifications will occur to others skilled in the art upon reading and understanding this specification and the annexed drawings. Modifications are possible in the described embodiments, and other embodiments are possible, within the scope of the claims.
Claims (26)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/053,199 US10541220B1 (en) | 2018-08-02 | 2018-08-02 | Printed repassivation for wafer chip scale packaging |
CN201910705966.8A CN110797265A (en) | 2018-08-02 | 2019-08-01 | Printed re-passivation for wafer chip scale packaging |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/053,199 US10541220B1 (en) | 2018-08-02 | 2018-08-02 | Printed repassivation for wafer chip scale packaging |
Publications (2)
Publication Number | Publication Date |
---|---|
US10541220B1 US10541220B1 (en) | 2020-01-21 |
US20200043878A1 true US20200043878A1 (en) | 2020-02-06 |
Family
ID=69167210
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/053,199 Active US10541220B1 (en) | 2018-08-02 | 2018-08-02 | Printed repassivation for wafer chip scale packaging |
Country Status (2)
Country | Link |
---|---|
US (1) | US10541220B1 (en) |
CN (1) | CN110797265A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11887776B2 (en) | 2020-06-18 | 2024-01-30 | Texas Instruments Incorporated | Method for manufacturing an integrated transformer with printed core piece |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11456267B2 (en) * | 2020-12-16 | 2022-09-27 | Texas Instruments Incorporated | Fet construction with copper pillars or bump directly over the fet |
US11854922B2 (en) | 2021-06-21 | 2023-12-26 | Texas Instruments Incorporated | Semicondutor package substrate with die cavity and redistribution layer |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030011300A1 (en) * | 2001-07-12 | 2003-01-16 | Ponnusamy Palanisamy | Passivating organic light emitting devices |
US7335986B1 (en) * | 2005-09-14 | 2008-02-26 | Amkor Technology, Inc. | Wafer level chip scale package |
US20080226813A1 (en) * | 2007-03-16 | 2008-09-18 | Xerox Corporation | Method and System for A Composite Polymer for Printed MEMS |
US8264089B2 (en) * | 2010-03-17 | 2012-09-11 | Maxim Integrated Products, Inc. | Enhanced WLP for superior temp cycling, drop test and high current applications |
CN102263078A (en) * | 2011-06-13 | 2011-11-30 | 西安天胜电子有限公司 | WLCSP (Wafer Level Chip Scale Package) packaging component |
US8937309B2 (en) * | 2011-08-08 | 2015-01-20 | Micron Technology, Inc. | Semiconductor die assemblies, semiconductor devices including same, and methods of fabrication |
US8450151B1 (en) | 2011-11-22 | 2013-05-28 | Texas Instruments Incorporated | Micro surface mount device packaging |
US20130127044A1 (en) | 2011-11-22 | 2013-05-23 | Texas Instruments Incorporated | Micro surface mount device packaging |
US9663357B2 (en) | 2015-07-15 | 2017-05-30 | Texas Instruments Incorporated | Open cavity package using chip-embedding technology |
US10181435B2 (en) | 2015-11-02 | 2019-01-15 | Texas Instruments Incorporated | Lead frame assembly |
US20180122731A1 (en) | 2016-11-02 | 2018-05-03 | Texas Instruments Incorporated | Plated ditch pre-mold lead frame, semiconductor package, and method of making same |
-
2018
- 2018-08-02 US US16/053,199 patent/US10541220B1/en active Active
-
2019
- 2019-08-01 CN CN201910705966.8A patent/CN110797265A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11887776B2 (en) | 2020-06-18 | 2024-01-30 | Texas Instruments Incorporated | Method for manufacturing an integrated transformer with printed core piece |
Also Published As
Publication number | Publication date |
---|---|
US10541220B1 (en) | 2020-01-21 |
CN110797265A (en) | 2020-02-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7911044B2 (en) | RF module package for releasing stress | |
US8350377B2 (en) | Semiconductor device package structure and method for the same | |
US9082761B2 (en) | Polymer layers embedded with metal pads for heat dissipation | |
US20120032337A1 (en) | Flip Chip Substrate Package Assembly and Process for Making Same | |
KR20170003352A (en) | 3d package structure and methods of forming same | |
KR102205751B1 (en) | Heterogeneous antenna in fan-out package | |
US20080157340A1 (en) | RF module package | |
JP2008252087A (en) | Structure of semiconductor device package and method of the same | |
KR20080093909A (en) | Semiconductor device package to improve functions of heat sink and ground shield | |
JP2008166824A (en) | Multichip package and formation method thereof | |
US10541220B1 (en) | Printed repassivation for wafer chip scale packaging | |
US11410982B2 (en) | Semiconductor devices and methods of manufacturing | |
CN110690127B (en) | Packaged semiconductor device and packaging method thereof | |
KR20210047225A (en) | Semiconductor device and method of manufacture | |
TW202117869A (en) | Package structure and method for forming the same | |
US20200043778A1 (en) | Wafer chip scale packaging with ball attach before repassivation | |
US10636745B2 (en) | Semiconductor package device and method of manufacturing the same | |
US11302572B2 (en) | Semiconductor package and method of manufacturing the same | |
US11978687B2 (en) | Semiconductor device and method of manufacturing a semiconductor device | |
CN112687665A (en) | Semiconductor device and method of forming the same | |
US9245862B1 (en) | Electronic component package fabrication method and structure | |
TWI742749B (en) | Package structure and method of forming the same | |
CN113178392B (en) | Semiconductor device and method for manufacturing the same | |
US20230121621A1 (en) | Semiconductor devices and methods of manufacturing semiconductor devices | |
Töpper | The importance of polymers in wafer-level packaging |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KOMATSU, DAIKI;SHIBUYA, MAKOTO;YI, YAN;AND OTHERS;SIGNING DATES FROM 20180731 TO 20180802;REEL/FRAME:046540/0315 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |