US10181435B2 - Lead frame assembly - Google Patents

Lead frame assembly Download PDF

Info

Publication number
US10181435B2
US10181435B2 US14/930,142 US201514930142A US10181435B2 US 10181435 B2 US10181435 B2 US 10181435B2 US 201514930142 A US201514930142 A US 201514930142A US 10181435 B2 US10181435 B2 US 10181435B2
Authority
US
United States
Prior art keywords
leads
bond wire
package
attached
lead frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US14/930,142
Other versions
US20170125325A1 (en
Inventor
Makoto Shibuya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Priority to US14/930,142 priority Critical patent/US10181435B2/en
Assigned to TEXAS INSTRUMENTS INCORPORATED reassignment TEXAS INSTRUMENTS INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SHIBUYA, MAKOTO
Priority to CN201610952595.XA priority patent/CN106981471B/en
Publication of US20170125325A1 publication Critical patent/US20170125325A1/en
Priority to US16/215,148 priority patent/US20190115289A1/en
Application granted granted Critical
Publication of US10181435B2 publication Critical patent/US10181435B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H01L23/49551—Cross section geometry characterised by bent parts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/4952—Additional leads the additional leads being a bump or a wire
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/645—Inductive arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19107—Disposition of discrete passive components off-chip wires

Definitions

  • Integrated circuit dies include active circuit elements, such as transistors.
  • the active circuit elements must sometimes be connected to passive circuit elements such as inductors, capacitors and resistors in order to perform desired operations.
  • Inductors and other passive circuit elements are usually provided as separate discrete components that are connected to an integrated circuit die, rather than being formed as part of the die itself.
  • a leadframe assembly includes a leadframe having a die attach pad (DAP) and a first plurality of leads.
  • DAP die attach pad
  • a first generally sine wave-shaped wire having a first end and a second end has the first end thereof attached to a first one of the first plurality of leads and the second end thereof attached to a second one of the first plurality of leads to form an inductor on the leadframe.
  • An integrated circuit package includes a leadframe having a die attach pad (DAP) and a first and second plurality of leads.
  • First and second generally sine wave-shaped wires are attached to the first and second plurality of leads, respectively, said the wire positioned in opposed, spaced apart relationship with the second wire.
  • At least one die is mounted on the DAP and electrically connected to the first and second wires.
  • a method of making a leadframe assembly includes forming an inductor on a leadframe by bending a first wire into a generally sine wave-shaped configuration and attaching the first wire to a first set of leads of the leadframe.
  • FIG. 1 is an isometric view of a prior art double lead frame assembly.
  • FIG. 2 is a schematic top plan view of a first lead frame of the assembly of FIG. 1 .
  • FIG. 2A is a schematic side elevation view of the first lead frame shown in FIG. 2 .
  • FIG. 3 is a schematic top plan view of a second lead frame of the lead frame assembly of FIG. 1 .
  • FIG. 3A is a schematic side elevation view of the second lead frame shown in FIG. 3 .
  • FIG. 4 is a schematic top plan view of a lead frame assembly having the first lead frame illustrated in FIGS. 2 and 2A positioned in overlying relationship with the second lead frame illustrated in FIGS. 3 and 3A .
  • FIG. 4A is a schematic side elevation view of the lead frame assembly shown in FIG. 4 .
  • FIG. 5 is a schematic cross-sectional side elevation view of the lead frame assembly shown in FIGS. 4 and 4A after molding and during lead cutting.
  • FIG. 6 is a schematic cross-sectional side elevation view of the lead frame assembly of FIG. 5 after lead forming has produced an integrated circuit package.
  • FIG. 7 is an isometric view of an example leadframe embodiment.
  • FIG. 8 is an isometric view of the example leadframe embodiment of FIG. 7 with sine wave-shaped wires attached to leads thereof.
  • FIG. 8A is an example embodiment of one of the sine wave shaped wires shown in FIG. 8 .
  • FIG. 8B is an isometric view of the example leadframe embodiment of FIG. 8 with the two sine wave shaped wires positioned in overlying relationship.
  • FIG. 9 is a schematic top plan view of an example lead frame embodiment showing a first stage in the production of an integrated circuit (“IC”) package.
  • IC integrated circuit
  • FIG. 9A is a schematic side elevation view of the lead frame embodiment of FIG. 9 .
  • FIG. 10 is a schematic top plan view of the lead frame embodiment of FIGS. 9 and 9A illustrating a wire attachment stage in the production of an IC package.
  • FIG. 10 A is a schematic side elevation view of the lead frame embodiment of FIG. 10 .
  • FIG. 11 is a schematic top plan view of the lead frame embodiment of FIG. 10 illustrating bending of attached wires in the production of an IC package.
  • FIG. 11A is a schematic side elevation view of the lead frame embodiment of FIG. 11 .
  • FIG. 12 is a cross-sectional side elevation view of the lead frame embodiment of FIG. 11 in another production stage in which the lead frame has been molded and singulated.
  • FIG. 13 is a cross-sectional side elevation view of the molded lead frame embodiment of FIG. 12 after lead forming to produce an integrated circuit package.
  • FIG. 14 is a flowchart illustrating a method of making a leadframe assembly.
  • FIG. 1 is an isometric view of a prior art double leadframe assembly 10 .
  • the assembly 10 has a first lead frame 12 with a die attachment pad (DAP) 14 .
  • a plurality of leads 16 are positioned on each lateral side of the die attach pad 14 .
  • First lead frame 12 has a second plurality of leads 18 A, 18 B, 18 C that are longitudinally spaced from the die attach pad 14 .
  • a generally M-shaped lead extension 20 is integrally formed with the leads 18 A and 18 C.
  • a second lead frame 32 including leads 34 A, 34 B, 34 C has a second M-shaped lead extension 36 that is integrally attached to leads 34 A and 34 C.
  • This second lead frame 32 overlies the first lead frame 12 , forming an inductor assembly therewith.
  • a single die 38 is conventionally mounted on the die attach pad 14 .
  • FIGS. 2-6 illustrate the method by which the double lead frame assembly 10 of FIG. 1 is constructed.
  • FIG. 2 is a schematic top plan view of the second lead frame 32 of the double leadframe assembly 10 of FIG. 1 prior to its assembly with the first leadframe 12 .
  • FIG. 2A is a schematic side elevation view of this second lead frame 12 .
  • FIG. 3 is a top plan view and FIG. 3A is a side elevation view of the first lead frame 12 of the double lead frame assembly 10 of FIG. 1 , prior to its assembly with the second leadframe 32 .
  • FIG. 4 is a schematic top plan view of a lead frame assembly in which the second lead frame 32 illustrated in FIGS. 2 and 2A is positioned in overlying relationship with the first lead frame 12 illustrated in FIGS. 3 and 3A .
  • the die 38 has been mounted on the die attach pad 14 .
  • FIG. 5 is a schematic side elevation view of the lead frame assembly shown in FIGS. 4 and 4A after molding thereof and during lead singulation.
  • the assembly has been molded and thus a layer of mold compound 40 covers the die attach pad 14 and die 38 and portions of the leads 16 , 16 A, etc., and 34 A, etc. These lead portions project outwardly from the mold compound 40 and are subsequently singulated as with a singulation saw or punch 42 to separate the leadframes 12 , 32 from adjacent integrally connected leadframes (not shown) in upper and lower leadframe sheets (not shown).
  • an integrated circuit package 40 is formed that includes an inductor assembly provided by overlapping portions of the two separate leadframes 12 , 32 .
  • FIG. 7 is an isometric view of an example leadframe embodiment comprising a single lead frame 100 .
  • Lead frame 100 includes a die attach pad 102 , a plurality of leads 104 adjacent to the die attach pad 102 and a plurality of leads 106 A, 106 B, 106 C, and 107 A, 107 B, 1070 , that are longitudinally spaced from the die attach pad 102 .
  • a die 110 is mounted on the die attach pad 102 .
  • the die 110 has an electrical contact surface on the bottom thereof that is electrically connected to the die attach pad 102 , as by solder or conductive adhesive. (In another embodiment the die 110 may be connected to the die attach pad and/or various leads by wire bonding.)
  • the die attach pad 102 illustrated in FIG. 7 is a split pad that may in some embodiments have one or more dies mounted on each half thereof.
  • FIG. 8 is an isometric view of the example leadframe embodiment 100 of FIG. 7 , but with two sine wave-shaped wires 120 , 140 attached thereto, and now referenced as leadframe assembly 101 .
  • FIG. 8A is a side elevation view of an example embodiment of one of the sine wave shaped wires 120 , which may be identical to the other wire 140 .
  • the wire 120 in this example embodiment, is generally M-shaped and comprises a first leg portion 122 having a first foot portion 124 ; a second leg portion 126 having a second foot portion 128 and a generally V-shaped intermediate portion 130 integrally connected to the upper ends of the two leg portions 122 , 126 .
  • the distance “a” between the two foot portions 124 , 128 may be about 750 ⁇ m; the distance “b” between each foot portion 124 , 128 and the bottom end of the V-shaped portion 130 may be about 250 ⁇ m; the distance “c” between the two upper ends of the V-shaped portion may be about 250 ⁇ m; and the height “d” from the bottom of the V-shaped portion 130 to the top of the V-shaped portion may be about 3 mm.
  • the first wire 120 may have a first foot portion 124 thereof attached to lead 107 C and a second foot portion 128 thereof attached to lead 107 A.
  • the second wire 140 has a first foot portion 146 thereof attached to lead 106 C and a second foot portion 144 thereof attached to lead 106 A. Initially, both wires 120 , 140 are attached to the leadframe in an upright/vertical orientation.
  • the wires 120 , 140 are subsequently bent such that they lie generally parallel to the die attachment pad 102 with the first wire 120 positioned in non-touching, overlying relationship with the second wire 140 .
  • the wires, thus positioned, form an inductor that may be attached to the die 110 as by wire bond wires
  • FIG. 9 is a schematic top plan view of the single leadframe illustrated in FIG. 7 , prior to lead shaping.
  • the lead frame 100 includes a die attach pad 102 , a plurality of leads 104 adjacent to the die attach pad 102 and a plurality of leads 106 A, 106 B, 106 C, and 107 A, 107 B, 107 C, that are longitudinally spaced from the die attach pad 102 .
  • FIGS. 10 and 10A which correspond generally to FIG. 8 , illustrate the addition of two generally M-shaped wires 120 , 142 to the lead frame 100 of FIG. 9 , with the wires 120 , 140 positioned in perpendicular relationship with the die attach pad 102 .
  • FIG. 10 also illustrates the attachment of a die 110 to the die attached pad 102 .
  • bond wires connecting the die 110 to leads are not shown in FIGS. 10-13 .
  • Such wire bonding takes place between the assembled state shown in FIG. 11 and the one shown in FIG. 12 .
  • FIGS. 11 and 11A which correspond generally to FIG. 8B , illustrate the assembly of FIG. 10 after bending of the M-shaped wires 120 , 140 into overlying relationship.
  • the wires 120 , 140 are now positioned in generally parallel relationship with each other and may be parallel or somewhat skewed with respect to the die attach pad 102 .
  • the leadframe 100 , wires 120 , 140 and die 110 are next cover covered with mold compound 150 , and exposed portions of the leads 104 , etc., are conventionally severed from adjacent leadframes of an associated leadframe strip (not shown) as by use of a singulation saw or punch 155 .
  • the exposed ends of the leads 104 , etc. are conventionally formed into a proper configuration for attaching the integrated circuit package 160 thus formed to other electronic components (not shown), as with a printed circuit board (not shown).
  • the integrated circuit package 160 thus includes an inductor assembly formed by wires 120 and 140 that are attached to leads of a single leadframe as opposed to the integrated circuit package 60 of FIG. 6 in which two separate leadframes are used to form the inductor assembly.
  • the cost of producing the integrated circuit package 160 is substantially reduce over the cost of producing the prior art package 60 of FIG. 6 .
  • FIG. 14 is a flow chart that illustrates a method of making a leadframe assembly.
  • the method includes, as shown at block 201 , forming an inductor on a leadframe by bending a first wire into a generally sine wave-shaped configuration and attaching the first wire to a first set of leads of the leadframe.

Abstract

A leadframe assembly includes a leadframe having a die attach pad and a first plurality of leads. A first generally sine wave-shaped wire having a first end and a second end has a first end of thereof attached to a first one of the first plurality of leads and the second end thereof attached to a second one of the first plurality of leads. A method of making a leadframe assembly includes forming an inductor on a leadframe by bending a first wire into a generally sine wave-shaped configuration and attaching the first wire to a first set of leads of the leadframe.

Description

BACKGROUND
Integrated circuit dies include active circuit elements, such as transistors. The active circuit elements must sometimes be connected to passive circuit elements such as inductors, capacitors and resistors in order to perform desired operations. Inductors and other passive circuit elements are usually provided as separate discrete components that are connected to an integrated circuit die, rather than being formed as part of the die itself.
SUMMARY
A leadframe assembly includes a leadframe having a die attach pad (DAP) and a first plurality of leads. A first generally sine wave-shaped wire having a first end and a second end has the first end thereof attached to a first one of the first plurality of leads and the second end thereof attached to a second one of the first plurality of leads to form an inductor on the leadframe.
An integrated circuit package includes a leadframe having a die attach pad (DAP) and a first and second plurality of leads. First and second generally sine wave-shaped wires are attached to the first and second plurality of leads, respectively, said the wire positioned in opposed, spaced apart relationship with the second wire. At least one die is mounted on the DAP and electrically connected to the first and second wires.
A method of making a leadframe assembly includes forming an inductor on a leadframe by bending a first wire into a generally sine wave-shaped configuration and attaching the first wire to a first set of leads of the leadframe.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is an isometric view of a prior art double lead frame assembly.
FIG. 2 is a schematic top plan view of a first lead frame of the assembly of FIG. 1.
FIG. 2A is a schematic side elevation view of the first lead frame shown in FIG. 2.
FIG. 3 is a schematic top plan view of a second lead frame of the lead frame assembly of FIG. 1.
FIG. 3A is a schematic side elevation view of the second lead frame shown in FIG. 3.
FIG. 4 is a schematic top plan view of a lead frame assembly having the first lead frame illustrated in FIGS. 2 and 2A positioned in overlying relationship with the second lead frame illustrated in FIGS. 3 and 3A.
FIG. 4A is a schematic side elevation view of the lead frame assembly shown in FIG. 4.
FIG. 5 is a schematic cross-sectional side elevation view of the lead frame assembly shown in FIGS. 4 and 4A after molding and during lead cutting.
FIG. 6 is a schematic cross-sectional side elevation view of the lead frame assembly of FIG. 5 after lead forming has produced an integrated circuit package.
FIG. 7 is an isometric view of an example leadframe embodiment.
FIG. 8 is an isometric view of the example leadframe embodiment of FIG. 7 with sine wave-shaped wires attached to leads thereof.
FIG. 8A is an example embodiment of one of the sine wave shaped wires shown in FIG. 8.
FIG. 8B is an isometric view of the example leadframe embodiment of FIG. 8 with the two sine wave shaped wires positioned in overlying relationship.
FIG. 9 is a schematic top plan view of an example lead frame embodiment showing a first stage in the production of an integrated circuit (“IC”) package.
FIG. 9A is a schematic side elevation view of the lead frame embodiment of FIG. 9.
FIG. 10 is a schematic top plan view of the lead frame embodiment of FIGS. 9 and 9A illustrating a wire attachment stage in the production of an IC package.
FIG. 10 A is a schematic side elevation view of the lead frame embodiment of FIG. 10.
FIG. 11 is a schematic top plan view of the lead frame embodiment of FIG. 10 illustrating bending of attached wires in the production of an IC package.
FIG. 11A is a schematic side elevation view of the lead frame embodiment of FIG. 11.
FIG. 12 is a cross-sectional side elevation view of the lead frame embodiment of FIG. 11 in another production stage in which the lead frame has been molded and singulated.
FIG. 13 is a cross-sectional side elevation view of the molded lead frame embodiment of FIG. 12 after lead forming to produce an integrated circuit package.
FIG. 14 is a flowchart illustrating a method of making a leadframe assembly.
 DETAILED DESCRIPTION
FIG. 1 is an isometric view of a prior art double leadframe assembly 10. The assembly 10 has a first lead frame 12 with a die attachment pad (DAP) 14. A plurality of leads 16 are positioned on each lateral side of the die attach pad 14. First lead frame 12 has a second plurality of leads 18A, 18B, 18C that are longitudinally spaced from the die attach pad 14. A generally M-shaped lead extension 20 is integrally formed with the leads 18A and 18C.
This further reference to FIG. 1, a second lead frame 32 including leads 34A, 34B, 34C, has a second M-shaped lead extension 36 that is integrally attached to leads 34A and 34C. This second lead frame 32 overlies the first lead frame 12, forming an inductor assembly therewith. In FIG. 1, a single die 38 is conventionally mounted on the die attach pad 14.
FIGS. 2-6 illustrate the method by which the double lead frame assembly 10 of FIG. 1 is constructed.
FIG. 2 is a schematic top plan view of the second lead frame 32 of the double leadframe assembly 10 of FIG. 1 prior to its assembly with the first leadframe 12. FIG. 2A is a schematic side elevation view of this second lead frame 12.
FIG. 3 is a top plan view and FIG. 3A is a side elevation view of the first lead frame 12 of the double lead frame assembly 10 of FIG. 1, prior to its assembly with the second leadframe 32.
FIG. 4 is a schematic top plan view of a lead frame assembly in which the second lead frame 32 illustrated in FIGS. 2 and 2A is positioned in overlying relationship with the first lead frame 12 illustrated in FIGS. 3 and 3A. The die 38 has been mounted on the die attach pad 14.
FIG. 5 is a schematic side elevation view of the lead frame assembly shown in FIGS. 4 and 4A after molding thereof and during lead singulation. As illustrated in FIG. 5, prior to singulation the assembly has been molded and thus a layer of mold compound 40 covers the die attach pad 14 and die 38 and portions of the leads 16, 16A, etc., and 34A, etc. These lead portions project outwardly from the mold compound 40 and are subsequently singulated as with a singulation saw or punch 42 to separate the leadframes 12, 32 from adjacent integrally connected leadframes (not shown) in upper and lower leadframe sheets (not shown).
As illustrated in FIG. 6, after lead singulation, the leads 16, etc., are formed into a final shape, corresponding to that of the leads 16 illustrated in FIG. 1. Thus an integrated circuit package 40 is formed that includes an inductor assembly provided by overlapping portions of the two separate leadframes 12, 32.
FIG. 7 is an isometric view of an example leadframe embodiment comprising a single lead frame 100. Lead frame 100 includes a die attach pad 102, a plurality of leads 104 adjacent to the die attach pad 102 and a plurality of leads 106A, 106B, 106C, and 107A, 107B, 1070, that are longitudinally spaced from the die attach pad 102. A die 110 is mounted on the die attach pad 102. In one embodiment the die 110 has an electrical contact surface on the bottom thereof that is electrically connected to the die attach pad 102, as by solder or conductive adhesive. (In another embodiment the die 110 may be connected to the die attach pad and/or various leads by wire bonding.) The die attach pad 102 illustrated in FIG. 7 is a split pad that may in some embodiments have one or more dies mounted on each half thereof.
FIG. 8 is an isometric view of the example leadframe embodiment 100 of FIG. 7, but with two sine wave-shaped wires 120, 140 attached thereto, and now referenced as leadframe assembly 101. FIG. 8A is a side elevation view of an example embodiment of one of the sine wave shaped wires 120, which may be identical to the other wire 140. The wire 120, in this example embodiment, is generally M-shaped and comprises a first leg portion 122 having a first foot portion 124; a second leg portion 126 having a second foot portion 128 and a generally V-shaped intermediate portion 130 integrally connected to the upper ends of the two leg portions 122, 126. In one example embodiment the distance “a” between the two foot portions 124, 128 may be about 750 μm; the distance “b” between each foot portion 124, 128 and the bottom end of the V-shaped portion 130 may be about 250 μm; the distance “c” between the two upper ends of the V-shaped portion may be about 250 μm; and the height “d” from the bottom of the V-shaped portion 130 to the top of the V-shaped portion may be about 3 mm.
As further illustrated by FIG. 8, the first wire 120 may have a first foot portion 124 thereof attached to lead 107C and a second foot portion 128 thereof attached to lead 107A. Similarly, the second wire 140 has a first foot portion 146 thereof attached to lead 106C and a second foot portion 144 thereof attached to lead 106A. Initially, both wires 120, 140 are attached to the leadframe in an upright/vertical orientation.
As illustrated by FIG. 8B the wires 120, 140 are subsequently bent such that they lie generally parallel to the die attachment pad 102 with the first wire 120 positioned in non-touching, overlying relationship with the second wire 140. The wires, thus positioned, form an inductor that may be attached to the die 110 as by wire bond wires
A sequence of operations by which an integrated circuit package with an inductor may be produced is illustrated by FIGS. 9 through 13. FIG. 9 is a schematic top plan view of the single leadframe illustrated in FIG. 7, prior to lead shaping. As previously discussed, the lead frame 100 includes a die attach pad 102, a plurality of leads 104 adjacent to the die attach pad 102 and a plurality of leads 106A, 106B, 106C, and 107A, 107B, 107C, that are longitudinally spaced from the die attach pad 102.
FIGS. 10 and 10A, which correspond generally to FIG. 8, illustrate the addition of two generally M-shaped wires 120, 142 to the lead frame 100 of FIG. 9, with the wires 120, 140 positioned in perpendicular relationship with the die attach pad 102. FIG. 10 also illustrates the attachment of a die 110 to the die attached pad 102. For clarity of illustration, bond wires connecting the die 110 to leads are not shown in FIGS. 10-13. Such wire bonding, in one method embodiment, takes place between the assembled state shown in FIG. 11 and the one shown in FIG. 12.
FIGS. 11 and 11A, which correspond generally to FIG. 8B, illustrate the assembly of FIG. 10 after bending of the M-shaped wires 120, 140 into overlying relationship. The wires 120, 140 are now positioned in generally parallel relationship with each other and may be parallel or somewhat skewed with respect to the die attach pad 102.
As illustrated by FIG. 12, the leadframe 100, wires 120, 140 and die 110 are next cover covered with mold compound 150, and exposed portions of the leads 104, etc., are conventionally severed from adjacent leadframes of an associated leadframe strip (not shown) as by use of a singulation saw or punch 155.
Next, as illustrated by FIG. 13, the exposed ends of the leads 104, etc., are conventionally formed into a proper configuration for attaching the integrated circuit package 160 thus formed to other electronic components (not shown), as with a printed circuit board (not shown).
The integrated circuit package 160 thus includes an inductor assembly formed by wires 120 and 140 that are attached to leads of a single leadframe as opposed to the integrated circuit package 60 of FIG. 6 in which two separate leadframes are used to form the inductor assembly. By eliminating one leadframe from the inductor assembly the cost of producing the integrated circuit package 160 is substantially reduce over the cost of producing the prior art package 60 of FIG. 6.
FIG. 14 is a flow chart that illustrates a method of making a leadframe assembly. The method includes, as shown at block 201, forming an inductor on a leadframe by bending a first wire into a generally sine wave-shaped configuration and attaching the first wire to a first set of leads of the leadframe.
Embodiments of a leadframe assembly and a method of making a leadframe assembly are described in detail herein. Alternative embodiments of such a leadframe assembly and production methods will occur to those skilled in the art after reading this disclosure. It is intended that the language of the appended claims be construed broadly to cover such alternative embodiments, except as limited by the prior art.

Claims (18)

What is claimed is:
1. An integrated circuit (IC) package comprising:
a lead frame including a first plurality of leads and a second plurality of leads, and a die attach pad;
a first bond wire attached to two leads of the first plurality of leads; and
a second bond wire attached to two leads of the second plurality of leads, wherein a plane of the first bond wire is parallel to a plane of the second bond wire, and portions of the first bond wire and the second bond wire overlap with each other.
2. The IC package of claim 1 further comprising an IC die attached to the die attach pad and electrically connected to at least one of the plurality of first leads and at least one of the plurality of second leads.
3. The IC package of claim 1, wherein the first bond wire does not contact with the second bond wire.
4. The IC package of claim 1, wherein the first bond wire and the second bond wire are generally sine wave shaped.
5. The IC package of claim 1, wherein the first bond wire and the second bond wire are generally M shaped.
6. The IC package of claim 1, wherein the first bond wire includes two foot portions attached to the two leads of the first plurality of leads, and the second bond wire includes two foot portions attached to the two leads of the second plurality of leads.
7. The IC package of claim 6, wherein the two foot portions of each of the first bond wire and the second bond wire are wedge bonded to the two leads of the first plurality of leads and the two leads of the second plurality of leads respectively.
8. The IC package of claim 1, wherein each of the first bond wire and the second bond wire includes copper.
9. The IC package of claim 1, wherein the second plurality of leads is positioned laterally opposite the first plurality of leads.
10. The IC package of claim 1, wherein the first bond wire is wire bonded to the two leads of the first plurality of leads and the second bond wire is wire bonded to the two leads of the second plurality of leads.
11. An integrated circuit (IC) package comprising:
a lead frame including a first plurality of leads and a second plurality of leads, and a die attach pad;
a first bond wire attached to two leads of the first plurality of leads;
a second bond wire attached to two leads of the second plurality of leads, portions of the first bond wire and the second bond wire parallel to and overlapping with each other;
an IC die attached to the die attach pad and electrically connected to at least one of the plurality of first leads and at least one of the plurality of second leads; and
mold compound covering portions of the lead frame, the first bond wire, the second bond wire, and the IC die.
12. The IC package of claim 11, wherein the first bond wire and the second bond wire together form an inductor.
13. The IC package of claim 11, wherein the first bond wire includes two foot portions attached to the two leads of the first plurality of leads, and the second bond wire includes two foot portions attached to the two leads of the second plurality of leads.
14. The IC package of claim 13, wherein a distance between the two foot portions of the first bond wire or the second bond wire is 750 micrometers.
15. The IC package of claim 11, wherein the IC die is electrically connected to the first bond wire and the second bond wire.
16. The IC package of claim 11, wherein planes of the first bond wire and the second bond wire are parallel to a plane of the die attach pad.
17. The IC package of claim 11, wherein portions of the first plurality of leads and the second plurality of leads extend through the mold compound.
18. The IC package of claim 11, wherein the die attach pad is a split die attach pad.
US14/930,142 2015-11-02 2015-11-02 Lead frame assembly Active 2036-05-17 US10181435B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US14/930,142 US10181435B2 (en) 2015-11-02 2015-11-02 Lead frame assembly
CN201610952595.XA CN106981471B (en) 2015-11-02 2016-11-02 Lead frame assembly
US16/215,148 US20190115289A1 (en) 2015-11-02 2018-12-10 Lead frame assembly

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/930,142 US10181435B2 (en) 2015-11-02 2015-11-02 Lead frame assembly

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US16/215,148 Continuation US20190115289A1 (en) 2015-11-02 2018-12-10 Lead frame assembly

Publications (2)

Publication Number Publication Date
US20170125325A1 US20170125325A1 (en) 2017-05-04
US10181435B2 true US10181435B2 (en) 2019-01-15

Family

ID=58635118

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/930,142 Active 2036-05-17 US10181435B2 (en) 2015-11-02 2015-11-02 Lead frame assembly
US16/215,148 Abandoned US20190115289A1 (en) 2015-11-02 2018-12-10 Lead frame assembly

Family Applications After (1)

Application Number Title Priority Date Filing Date
US16/215,148 Abandoned US20190115289A1 (en) 2015-11-02 2018-12-10 Lead frame assembly

Country Status (2)

Country Link
US (2) US10181435B2 (en)
CN (1) CN106981471B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102016224631B4 (en) * 2016-12-09 2020-06-04 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Electrically conductive connection between at least two electrical components on a carrier equipped with electronic and / or electrical components, which is formed with a bonding wire
US10541220B1 (en) 2018-08-02 2020-01-21 Texas Instruments Incorporated Printed repassivation for wafer chip scale packaging
US11088055B2 (en) * 2018-12-14 2021-08-10 Texas Instruments Incorporated Package with dies mounted on opposing surfaces of a leadframe
US11073572B2 (en) * 2019-01-17 2021-07-27 Infineon Technologies Ag Current sensor device with a routable molded lead frame

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5839184A (en) * 1997-07-10 1998-11-24 Vlsi Technology, Inc. Method for creating on-package inductors for use with integrated circuits
US20020130406A1 (en) * 2001-03-14 2002-09-19 Ilyas Mohammed Components and methods with nested leads
US20030005569A1 (en) * 1998-07-23 2003-01-09 Hiatt Fred C. Ultra-miniature magnetic device
US6775901B1 (en) * 1998-08-14 2004-08-17 Hai Young Lee Bonding wire inductor
US6815836B2 (en) * 2003-03-24 2004-11-09 Texas Instruments Incorporated Wire bonding for thin semiconductor package
US20050285262A1 (en) * 2002-09-10 2005-12-29 James Knapp Semiconductor device with wire bond inductor and method
US20090026605A1 (en) * 2007-07-26 2009-01-29 Texas Instruments Incorporated Heat Extraction from Packaged Semiconductor Chips, Scalable with Chip Area
US8389868B2 (en) * 2007-12-31 2013-03-05 Texas Instruments Incorporated Packaged integrated circuits having inductors and methods to form inductors in packaged integrated circuits
US20130203216A1 (en) * 2011-05-03 2013-08-08 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US20130307117A1 (en) * 2012-05-18 2013-11-21 Texas Instruments Incorporated Structure and Method for Inductors Integrated into Semiconductor Device Packages

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100423255C (en) * 2002-09-10 2008-10-01 半导体元件工业有限责任公司 Semiconductor devices with wire bond inductor and method

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5839184A (en) * 1997-07-10 1998-11-24 Vlsi Technology, Inc. Method for creating on-package inductors for use with integrated circuits
US20030005569A1 (en) * 1998-07-23 2003-01-09 Hiatt Fred C. Ultra-miniature magnetic device
US6775901B1 (en) * 1998-08-14 2004-08-17 Hai Young Lee Bonding wire inductor
US20020130406A1 (en) * 2001-03-14 2002-09-19 Ilyas Mohammed Components and methods with nested leads
US20050285262A1 (en) * 2002-09-10 2005-12-29 James Knapp Semiconductor device with wire bond inductor and method
US6815836B2 (en) * 2003-03-24 2004-11-09 Texas Instruments Incorporated Wire bonding for thin semiconductor package
US20090026605A1 (en) * 2007-07-26 2009-01-29 Texas Instruments Incorporated Heat Extraction from Packaged Semiconductor Chips, Scalable with Chip Area
US8389868B2 (en) * 2007-12-31 2013-03-05 Texas Instruments Incorporated Packaged integrated circuits having inductors and methods to form inductors in packaged integrated circuits
US20130203216A1 (en) * 2011-05-03 2013-08-08 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US20130307117A1 (en) * 2012-05-18 2013-11-21 Texas Instruments Incorporated Structure and Method for Inductors Integrated into Semiconductor Device Packages

Also Published As

Publication number Publication date
US20190115289A1 (en) 2019-04-18
US20170125325A1 (en) 2017-05-04
CN106981471A (en) 2017-07-25
CN106981471B (en) 2022-04-15

Similar Documents

Publication Publication Date Title
US20190115289A1 (en) Lead frame assembly
US20160056097A1 (en) Semiconductor device with inspectable solder joints
KR970011649B1 (en) Process of producing semiconductor device
US7456494B2 (en) Surface mount electronic component and process for manufacturing same
US8884414B2 (en) Integrated circuit module with dual leadframe
US9779966B2 (en) Lead frame and semiconductor device
CN104934404B (en) Semiconductor device and method for manufacturing the same
US9355944B1 (en) Semiconductor device and lead frame having vertical connection bars
US20130093069A1 (en) Package structure and the method to fabricate thereof
US11495523B2 (en) Lead frame having a die pad with a plurality of grooves on an underside
US10083898B2 (en) Manufacturing method of semiconductor device and semiconductor device
US8643156B2 (en) Lead frame for assembling semiconductor device
US10553524B2 (en) Integrated circuit (IC) die attached between an offset lead frame die-attach pad and a discrete die-attach pad
US8927343B2 (en) Package process
US10079162B1 (en) Method for making lead frames for integrated circuit packages
US10840172B2 (en) Leadframe, semiconductor package including a leadframe and method for forming a semiconductor package
US8853840B2 (en) Semiconductor package with inner and outer leads
CN102891090A (en) Semiconductor device and packaging method thereof
US20150294929A1 (en) Semiconductor die package and method of assembling same
US9299645B2 (en) Semiconductor device having lead frame with notched inner leads
US20170084547A1 (en) Semiconductor device, lead frame, and method of manufacturing lead frame
JP5341389B2 (en) Manufacturing method of resin-encapsulated semiconductor device
JP2011091146A (en) Method of manufacturing semiconductor device
KR20230138980A (en) Tie bar and inner lead fixing structure of semiconductor lead frame
US20150001696A1 (en) Semiconductor die carrier structure and method of manufacturing the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHIBUYA, MAKOTO;REEL/FRAME:036971/0544

Effective date: 20151102

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4