US20200020542A1 - Disposable laser/flash anneal absorber for embedded neuromorphic memory device fabrication - Google Patents
Disposable laser/flash anneal absorber for embedded neuromorphic memory device fabrication Download PDFInfo
- Publication number
- US20200020542A1 US20200020542A1 US16/033,384 US201816033384A US2020020542A1 US 20200020542 A1 US20200020542 A1 US 20200020542A1 US 201816033384 A US201816033384 A US 201816033384A US 2020020542 A1 US2020020542 A1 US 2020020542A1
- Authority
- US
- United States
- Prior art keywords
- memory device
- anneal
- electrically conductive
- forming
- metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000006096 absorbing agent Substances 0.000 title claims abstract description 64
- 238000004519 manufacturing process Methods 0.000 title description 5
- 239000000463 material Substances 0.000 claims abstract description 89
- 230000008033 biological extinction Effects 0.000 claims abstract description 7
- 239000003989 dielectric material Substances 0.000 claims description 61
- 229910052751 metal Inorganic materials 0.000 claims description 57
- 239000002184 metal Substances 0.000 claims description 57
- 238000000034 method Methods 0.000 claims description 41
- 229930195733 hydrocarbon Natural products 0.000 claims description 8
- 150000002430 hydrocarbons Chemical class 0.000 claims description 8
- 239000003990 capacitor Substances 0.000 claims description 7
- 230000008859 change Effects 0.000 claims description 7
- 239000004215 Carbon black (E152) Substances 0.000 claims description 6
- 238000005033 Fourier transform infrared spectroscopy Methods 0.000 claims description 4
- 238000005286 illumination Methods 0.000 abstract description 8
- 230000003116 impacting effect Effects 0.000 abstract description 4
- 238000010521 absorption reaction Methods 0.000 abstract description 3
- 230000004888 barrier function Effects 0.000 description 43
- 238000009792 diffusion process Methods 0.000 description 38
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 24
- 229910001092 metal group alloy Inorganic materials 0.000 description 23
- 230000008569 process Effects 0.000 description 17
- 238000000151 deposition Methods 0.000 description 16
- 230000008021 deposition Effects 0.000 description 16
- 238000005137 deposition process Methods 0.000 description 13
- 229910052757 nitrogen Inorganic materials 0.000 description 12
- 229910045601 alloy Inorganic materials 0.000 description 10
- 239000000956 alloy Substances 0.000 description 10
- 229910052799 carbon Inorganic materials 0.000 description 10
- 238000005229 chemical vapour deposition Methods 0.000 description 10
- 238000005530 etching Methods 0.000 description 10
- 230000001590 oxidative effect Effects 0.000 description 10
- 239000007833 carbon precursor Substances 0.000 description 9
- 239000007789 gas Substances 0.000 description 9
- 239000007800 oxidant agent Substances 0.000 description 9
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 9
- 239000002243 precursor Substances 0.000 description 9
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 238000001459 lithography Methods 0.000 description 8
- 229910052718 tin Inorganic materials 0.000 description 8
- 238000000059 patterning Methods 0.000 description 7
- WEVYAHXRMPXWCK-UHFFFAOYSA-N Acetonitrile Chemical compound CC#N WEVYAHXRMPXWCK-UHFFFAOYSA-N 0.000 description 6
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 6
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 6
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 6
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 6
- -1 for example Chemical class 0.000 description 6
- 150000002739 metals Chemical class 0.000 description 6
- 229910052760 oxygen Inorganic materials 0.000 description 6
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 5
- 238000000231 atomic layer deposition Methods 0.000 description 5
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 5
- 239000010949 copper Substances 0.000 description 5
- 238000010438 heat treatment Methods 0.000 description 5
- 229910052739 hydrogen Inorganic materials 0.000 description 5
- 239000011261 inert gas Substances 0.000 description 5
- 239000000203 mixture Substances 0.000 description 5
- 150000004767 nitrides Chemical class 0.000 description 5
- 239000001301 oxygen Substances 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- 150000001336 alkenes Chemical class 0.000 description 4
- 125000004432 carbon atom Chemical group C* 0.000 description 4
- 229910017052 cobalt Inorganic materials 0.000 description 4
- 239000010941 cobalt Substances 0.000 description 4
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 4
- 150000001875 compounds Chemical class 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 4
- 229910052759 nickel Inorganic materials 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 238000007747 plating Methods 0.000 description 4
- 239000000376 reactant Substances 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 238000004544 sputter deposition Methods 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 150000001335 aliphatic alkanes Chemical class 0.000 description 3
- 150000001345 alkine derivatives Chemical class 0.000 description 3
- 229910052786 argon Inorganic materials 0.000 description 3
- 125000004429 atom Chemical group 0.000 description 3
- 238000000224 chemical solution deposition Methods 0.000 description 3
- 239000001307 helium Substances 0.000 description 3
- 229910052734 helium Inorganic materials 0.000 description 3
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 3
- 239000001257 hydrogen Substances 0.000 description 3
- RAXXELZNTBOGNW-UHFFFAOYSA-N imidazole Natural products C1=CNC=N1 RAXXELZNTBOGNW-UHFFFAOYSA-N 0.000 description 3
- 229910052742 iron Inorganic materials 0.000 description 3
- 230000005415 magnetization Effects 0.000 description 3
- 239000011572 manganese Substances 0.000 description 3
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 3
- 230000010287 polarization Effects 0.000 description 3
- 238000005498 polishing Methods 0.000 description 3
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- QGZKDVFQNNGYKY-UHFFFAOYSA-O Ammonium Chemical compound [NH4+] QGZKDVFQNNGYKY-UHFFFAOYSA-O 0.000 description 2
- CURLTUGMZLYLDI-UHFFFAOYSA-N Carbon dioxide Chemical compound O=C=O CURLTUGMZLYLDI-UHFFFAOYSA-N 0.000 description 2
- PWHULOQIROXLJO-UHFFFAOYSA-N Manganese Chemical compound [Mn] PWHULOQIROXLJO-UHFFFAOYSA-N 0.000 description 2
- BAVYZALUXZFZLV-UHFFFAOYSA-N Methylamine Chemical compound NC BAVYZALUXZFZLV-UHFFFAOYSA-N 0.000 description 2
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- GLUUGHFHXGJENI-UHFFFAOYSA-N Piperazine Chemical compound C1CNCCN1 GLUUGHFHXGJENI-UHFFFAOYSA-N 0.000 description 2
- KYQCOXFCLRTKLS-UHFFFAOYSA-N Pyrazine Chemical compound C1=CN=CC=N1 KYQCOXFCLRTKLS-UHFFFAOYSA-N 0.000 description 2
- JUJWROOIHBZHMG-UHFFFAOYSA-N Pyridine Chemical compound C1=CC=NC=C1 JUJWROOIHBZHMG-UHFFFAOYSA-N 0.000 description 2
- KAESVJOAVNADME-UHFFFAOYSA-N Pyrrole Chemical compound C=1C=CNC=1 KAESVJOAVNADME-UHFFFAOYSA-N 0.000 description 2
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 150000001412 amines Chemical class 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 230000006399 behavior Effects 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 210000004556 brain Anatomy 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 150000004985 diamines Chemical class 0.000 description 2
- 125000002534 ethynyl group Chemical class [H]C#C* 0.000 description 2
- 230000001747 exhibiting effect Effects 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 229910052741 iridium Inorganic materials 0.000 description 2
- GKOZUEZYRPOHIO-UHFFFAOYSA-N iridium atom Chemical compound [Ir] GKOZUEZYRPOHIO-UHFFFAOYSA-N 0.000 description 2
- 229910052748 manganese Inorganic materials 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- VNWKTOKETHGBQD-UHFFFAOYSA-N methane Chemical compound C VNWKTOKETHGBQD-UHFFFAOYSA-N 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 229920000412 polyarylene Polymers 0.000 description 2
- QQONPFPTGQHPMA-UHFFFAOYSA-N propylene Natural products CC=C QQONPFPTGQHPMA-UHFFFAOYSA-N 0.000 description 2
- 125000004805 propylene group Chemical group [H]C([H])([H])C([H])([*:1])C([H])([H])[*:2] 0.000 description 2
- 229910052707 ruthenium Inorganic materials 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 229910052726 zirconium Inorganic materials 0.000 description 2
- JYEUMXHLPRZUAT-UHFFFAOYSA-N 1,2,3-triazine Chemical compound C1=CN=NN=C1 JYEUMXHLPRZUAT-UHFFFAOYSA-N 0.000 description 1
- DIIIISSCIXVANO-UHFFFAOYSA-N 1,2-Dimethylhydrazine Chemical compound CNNC DIIIISSCIXVANO-UHFFFAOYSA-N 0.000 description 1
- CNCZOAMEKQQFOA-HZQGBTCBSA-N 4-[(2s,3s,4r,5r,6r)-4,5-bis(3-carboxypropanoyloxy)-2-methyl-6-[[(2r,3r,4s,5r,6s)-3,4,5-tris(3-carboxypropanoyloxy)-6-[2-(3,4-dihydroxyphenyl)-5,7-dihydroxy-4-oxochromen-3-yl]oxyoxan-2-yl]methoxy]oxan-3-yl]oxy-4-oxobutanoic acid Chemical compound OC(=O)CCC(=O)O[C@@H]1[C@H](OC(=O)CCC(O)=O)[C@@H](OC(=O)CCC(O)=O)[C@H](C)O[C@H]1OC[C@@H]1[C@@H](OC(=O)CCC(O)=O)[C@H](OC(=O)CCC(O)=O)[C@@H](OC(=O)CCC(O)=O)[C@H](OC=2C(C3=C(O)C=C(O)C=C3OC=2C=2C=C(O)C(O)=CC=2)=O)O1 CNCZOAMEKQQFOA-HZQGBTCBSA-N 0.000 description 1
- OQLZINXFSUDMHM-UHFFFAOYSA-N Acetamidine Chemical compound CC(N)=N OQLZINXFSUDMHM-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- UGFAIRIUMAVXCW-UHFFFAOYSA-N Carbon monoxide Chemical compound [O+]#[C-] UGFAIRIUMAVXCW-UHFFFAOYSA-N 0.000 description 1
- 229910052684 Cerium Inorganic materials 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- 229910017767 Cu—Al Inorganic materials 0.000 description 1
- 229910052692 Dysprosium Inorganic materials 0.000 description 1
- 229910052691 Erbium Inorganic materials 0.000 description 1
- OTMSDBZUPAUEDD-UHFFFAOYSA-N Ethane Chemical compound CC OTMSDBZUPAUEDD-UHFFFAOYSA-N 0.000 description 1
- QUSNBJAOOMFDIB-UHFFFAOYSA-N Ethylamine Chemical compound CCN QUSNBJAOOMFDIB-UHFFFAOYSA-N 0.000 description 1
- 238000001157 Fourier transform infrared spectrum Methods 0.000 description 1
- 229910052688 Gadolinium Inorganic materials 0.000 description 1
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 1
- PCNDJXKNXGMECE-UHFFFAOYSA-N Phenazine Natural products C1=CC=CC2=NC3=CC=CC=C3N=C21 PCNDJXKNXGMECE-UHFFFAOYSA-N 0.000 description 1
- WTKZEGDFNFYCGP-UHFFFAOYSA-N Pyrazole Chemical compound C=1C=NNC=1 WTKZEGDFNFYCGP-UHFFFAOYSA-N 0.000 description 1
- CZPWVGJYEJSRLH-UHFFFAOYSA-N Pyrimidine Chemical compound C1=CN=CN=C1 CZPWVGJYEJSRLH-UHFFFAOYSA-N 0.000 description 1
- 235000003976 Ruta Nutrition 0.000 description 1
- 240000005746 Ruta graveolens Species 0.000 description 1
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 1
- ZDZZPLGHBXACDA-UHFFFAOYSA-N [B].[Fe].[Co] Chemical compound [B].[Fe].[Co] ZDZZPLGHBXACDA-UHFFFAOYSA-N 0.000 description 1
- DTJAVSFDAWLDHQ-UHFFFAOYSA-N [Cr].[Co].[Pt] Chemical compound [Cr].[Co].[Pt] DTJAVSFDAWLDHQ-UHFFFAOYSA-N 0.000 description 1
- BMPDGKPFUQVSBL-UHFFFAOYSA-N [Fe].[Co].[Gd] Chemical compound [Fe].[Co].[Gd] BMPDGKPFUQVSBL-UHFFFAOYSA-N 0.000 description 1
- FOPBMNGISYSNED-UHFFFAOYSA-N [Fe].[Co].[Tb] Chemical compound [Fe].[Co].[Tb] FOPBMNGISYSNED-UHFFFAOYSA-N 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- HSFWRNGVRCDJHI-UHFFFAOYSA-N alpha-acetylene Natural products C#C HSFWRNGVRCDJHI-UHFFFAOYSA-N 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 150000001409 amidines Chemical class 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 238000013528 artificial neural network Methods 0.000 description 1
- 125000003118 aryl group Chemical group 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 150000001540 azides Chemical class 0.000 description 1
- 125000000751 azo group Chemical group [*]N=N[*] 0.000 description 1
- 229910002113 barium titanate Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052791 calcium Inorganic materials 0.000 description 1
- 150000001721 carbon Chemical group 0.000 description 1
- 229910002092 carbon dioxide Inorganic materials 0.000 description 1
- 239000001569 carbon dioxide Substances 0.000 description 1
- 229910002091 carbon monoxide Inorganic materials 0.000 description 1
- 125000002915 carbonyl group Chemical group [*:2]C([*:1])=O 0.000 description 1
- 230000003197 catalytic effect Effects 0.000 description 1
- 239000005387 chalcogenide glass Substances 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- FQMNUIZEFUVPNU-UHFFFAOYSA-N cobalt iron Chemical compound [Fe].[Co].[Co] FQMNUIZEFUVPNU-UHFFFAOYSA-N 0.000 description 1
- OQCGPOBCYAOYSD-UHFFFAOYSA-N cobalt palladium Chemical compound [Co].[Co].[Co].[Pd].[Pd] OQCGPOBCYAOYSD-UHFFFAOYSA-N 0.000 description 1
- AVMBSRQXOWNFTR-UHFFFAOYSA-N cobalt platinum Chemical compound [Pt][Co][Pt] AVMBSRQXOWNFTR-UHFFFAOYSA-N 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 125000004122 cyclic group Chemical group 0.000 description 1
- 238000000354 decomposition reaction Methods 0.000 description 1
- 230000032798 delamination Effects 0.000 description 1
- 230000002939 deleterious effect Effects 0.000 description 1
- INTMMHZKGCDQGT-UHFFFAOYSA-N diethyldiazene Chemical compound CCN=NCC INTMMHZKGCDQGT-UHFFFAOYSA-N 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 150000002170 ethers Chemical class 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 230000005621 ferroelectricity Effects 0.000 description 1
- 238000013467 fragmentation Methods 0.000 description 1
- 238000006062 fragmentation reaction Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 125000000524 functional group Chemical group 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- 150000002391 heterocyclic compounds Chemical class 0.000 description 1
- 150000002429 hydrazines Chemical class 0.000 description 1
- 125000004435 hydrogen atom Chemical group [H]* 0.000 description 1
- 125000002883 imidazolyl group Chemical group 0.000 description 1
- UGKDIUIOSMUOAW-UHFFFAOYSA-N iron nickel Chemical compound [Fe].[Ni] UGKDIUIOSMUOAW-UHFFFAOYSA-N 0.000 description 1
- SORXVYYPMXPIFD-UHFFFAOYSA-N iron palladium Chemical compound [Fe].[Pd] SORXVYYPMXPIFD-UHFFFAOYSA-N 0.000 description 1
- PWBYYTXZCUZPRD-UHFFFAOYSA-N iron platinum Chemical compound [Fe][Pt][Pt] PWBYYTXZCUZPRD-UHFFFAOYSA-N 0.000 description 1
- 125000005647 linker group Chemical group 0.000 description 1
- 230000004807 localization Effects 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 239000000395 magnesium oxide Substances 0.000 description 1
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 1
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 description 1
- 239000000696 magnetic material Substances 0.000 description 1
- VUZPPFZMUPKLLV-UHFFFAOYSA-N methane;hydrate Chemical compound C.O VUZPPFZMUPKLLV-UHFFFAOYSA-N 0.000 description 1
- 229910003455 mixed metal oxide Inorganic materials 0.000 description 1
- 238000002156 mixing Methods 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 210000002569 neuron Anatomy 0.000 description 1
- 238000005121 nitriding Methods 0.000 description 1
- 125000004433 nitrogen atom Chemical group N* 0.000 description 1
- 239000001272 nitrous oxide Substances 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- WGYKZJWCGVVSQN-UHFFFAOYSA-N propylamine Chemical compound CCCN WGYKZJWCGVVSQN-UHFFFAOYSA-N 0.000 description 1
- MWWATHDPGQKSAR-UHFFFAOYSA-N propyne Chemical group CC#C MWWATHDPGQKSAR-UHFFFAOYSA-N 0.000 description 1
- 125000003373 pyrazinyl group Chemical group 0.000 description 1
- PBMFSQRYOILNGV-UHFFFAOYSA-N pyridazine Chemical compound C1=CC=NN=C1 PBMFSQRYOILNGV-UHFFFAOYSA-N 0.000 description 1
- UMJSCPRVCHMLSP-UHFFFAOYSA-N pyridine Natural products COC1=CC=CN=C1 UMJSCPRVCHMLSP-UHFFFAOYSA-N 0.000 description 1
- 125000000714 pyrimidinyl group Chemical group 0.000 description 1
- 238000004151 rapid thermal annealing Methods 0.000 description 1
- 229910052702 rhenium Inorganic materials 0.000 description 1
- 235000005806 ruta Nutrition 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 230000002269 spontaneous effect Effects 0.000 description 1
- 229910052712 strontium Inorganic materials 0.000 description 1
- 125000003107 substituted aryl group Chemical group 0.000 description 1
- 150000003457 sulfones Chemical class 0.000 description 1
- 150000003462 sulfoxides Chemical class 0.000 description 1
- 239000011593 sulfur Substances 0.000 description 1
- 229910052717 sulfur Inorganic materials 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
- 229910001868 water Inorganic materials 0.000 description 1
- 229910052727 yttrium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02115—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material being carbon, e.g. alpha-C, diamond or hydrogen doped carbon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02118—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76849—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned on top of the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
-
- G06N3/0635—
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
- G06N3/065—Analogue means
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
- H10B53/40—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/10—Phase change RAM [PCRAM, PRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/80—Constructional details
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/231—Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
Definitions
- the present application relates to a method of fabricating a memory device embedded in a back-end-of-the-line (BEOL) structure for use in a neuromorphic computing system. More particularly, a conformal disposable absorber is disclosed which is capable of providing efficient heat transfer to an embedded memory device during a localized absorber anneal, without adversary impacting the BEOL structure.
- BEOL back-end-of-the-line
- Neuromorphic computing systems also referred to as artificial neural networks, are computational systems that permit electronic systems to essentially function in a manner analogous to that of biological brains.
- Neuromorphic computing systems do not generally utilize a traditional digital model of manipulating Os and 1s. Instead, neuromorphic computing systems create connections between processing elements that are roughly functionally equivalent to neurons of a biological brain.
- Neuromorphic computing systems may include memory devices that are embedded in a back-end-of-the-line (BEOL) structure.
- BEOL back-end-of-the-line
- Examples of memory devices that can be employed in neuromorphic computing systems and embedded in a BEOL structure may include ferroelectric (FE) memory, resistive random access memory (ReRAM), magnetoresistive random access memory (MRAM), and/or phase change random access memory (PRAM).
- FE ferroelectric
- ReRAM resistive random access memory
- MRAM magnetoresistive random access memory
- PRAM phase change random access memory
- a high temperature thermal anneal such as, a flash anneal or rapid thermal anneal, may be useful in order to optimize one or more elements of the embedded memory device.
- FE memory devices including a stack of TiN/HfO 2 /TiN require a high temperature rapid thermal anneal budget (greater than 600° C./1 second) to enable HfO 2 to recrystallize to exhibit a ferroelectric capacitance behavior.
- the high thermal anneal budget requirement is incompatible with the elements of the BEOL structure.
- a conformal disposable absorber is disclosed which is capable of providing efficient heat transfer to an embedded memory device during a localized absorber anneal, without adversary impacting the back-end-of-the-line (BEOL) structure.
- the disposable absorber is composed of an amorphous carbonitride material that can be designed to have a low reflection coefficient for laser/flash illumination, and a high extinction coefficient for efficient laser/flash illumination absorption.
- the disposable absorber is formed at a temperature of 400° C. or less.
- a method of forming a structure including a memory device embedded in a back-end-of-the-line (BEOL) structure includes providing a lower interconnect level including at least one first electrically conductive structure embedded in a memory device area of a first interconnect dielectric material layer.
- a memory device is then formed above the at least one first electrically conductive structure, and thereafter a conformal disposable absorber composed of an amorphous carbonitride material is formed surrounding at least an upper portion of the memory device.
- An anneal is then performed to predominately heat the disposable absorber locally and to activate the memory device. After the anneal, the disposable absorber is removed.
- an upper interconnect level is formed above the lower interconnect level and the memory device.
- a method of forming a structure including a metal-insulator-metal capacitor embedded in back-end-of-the-line (BEOL) structure includes providing a lower interconnect level including at least one first electrically conductive structure embedded in a first interconnect dielectric material layer.
- a metal-insulator-metal capacitor (MIM cap) is then formed above the at least one first electrically conductive structure, and thereafter a conformal disposable absorber composed of an amorphous carbonitride material is formed surrounding at least an upper portion of the metal-insulator-metal capacitor.
- An anneal is then performed to predominately heat the disposable absorber locally and to activate the memory device. After the anneal, the disposable absorber is removed.
- an upper interconnect level is formed above the lower interconnect level and the MIM cap.
- a structure in yet another aspect of the present application, includes a lower interconnect level including at least one first electrically conductive structure embedded in a memory device area of a first interconnect dielectric material layer.
- a memory device is located above the at least one first electrically conductive structure, and a conformal disposable absorber composed of an amorphous carbonitride material surrounds at least an upper portion of the memory device.
- FIG. 2 is a cross sectional view of the exemplary structure of FIG. 1 after forming a metal capping layer on a physically exposed surface of each first electrically conductive structure.
- FIG. 3 is a cross sectional view of the exemplary structure of FIG. 2 after forming a landing pad above each first electrically conductive structure present in a memory device area of the structure.
- FIG. 4 is a cross sectional view of the exemplary structure of FIG. 3 after forming a memory device on the landing pad.
- FIG. 5 is a cross sectional view of the exemplary structure of FIG. 4 after forming a dielectric capping layer.
- FIG. 6 is a cross sectional view of the exemplary structure of FIG. 5 after forming a conformal disposable absorber on the dielectric capping layer.
- FIG. 7 is a cross sectional view of the exemplary structure of FIG. 6 after performing an anneal to predominately heat the disposable absorber locally and to activate the memory device, and thereafter removing the disposable absorber.
- FIG. 8 is a cross sectional view of the exemplary structure of FIG. 7 after forming an upper interconnect level containing a plurality of second electrically conductive structures embedded in a second interconnect dielectric material layer.
- the exemplary structure includes a first device area in which non-memory devices (i.e., non-memory device area 100 ) such as, for example, logic devices, are present, and a second device area in which an embedded memory device will be subsequently formed (i.e., memory device area 102 ).
- non-memory devices i.e., non-memory device area 100
- second device area in which an embedded memory device will be subsequently formed
- logic devices When logic devices are present in the non-memory device area 100 , the logic devices would be located in a front-end-of-the-line (FEOL) level 10 that would be located beneath the interconnect dielectric material layer 12 .
- FEOL front-end-of-the-line
- a diffusion barrier liner 14 is typically present between each electrically conductive structure 16 and the first interconnect dielectric material layer 12 .
- the first interconnect dielectric material layer 12 may include an inorganic dielectric material or an organic dielectric material. In one embodiment, the first interconnect dielectric material layer 12 may be non-porous. In another embodiment, the first interconnect dielectric material layer 12 may be porous. Some examples of suitable dielectric materials that may be used as the first interconnect dielectric material layer 12 include, but are not limited to, silicon dioxide, silsesquioxanes, C doped oxides (i.e., organosilicates) that includes atoms of Si, C, O and H, thermosetting polyarylene ethers, or multilayers thereof.
- polyarylene is used in this application to denote aryl moieties or inertly substituted aryl moieties which are linked together by bonds, fused rings, or inert linking groups such as, for example, oxygen, sulfur, sulfone, sulfoxide, carbonyl and the like.
- the first interconnect dielectric material layer 12 typically has a dielectric constant that is about 4.0 or less, with a dielectric constant of about 2.8 or less being more typical. All dielectric constants mentioned herein are relative to a vacuum, unless otherwise noted. These dielectrics generally have a lower parasitic cross talk as compared with dielectric materials that have a higher dielectric constant than 4.0.
- the thickness of the first interconnect dielectric material layer 12 may vary depending upon the type of dielectric material(s) used. In one example, the first interconnect dielectric material layer 12 may have a thickness from 50 nm to 1000 nm. Other thicknesses that are lesser than, or greater than, the aforementioned thickness range may also be employed in the present application for the thickness of the first interconnect dielectric material layer 12 .
- the first interconnect dielectric material layer 12 may be formed utilizing any deposition process including, but not limited to, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD) or spin-on coating.
- CVD chemical vapor de
- the first interconnect dielectric material layer 12 is then processed to include a plurality of openings (not shown).
- a single opening and/or a plurality of openings can be formed into each of the non-memory device area 100 and the memory device area 102 .
- a single opening is formed into the memory device area 102 of the first interconnect dielectric material layer 12
- two openings are formed into the non-memory device area 100 of the first interconnect dielectric material layer 12 .
- the openings which are used to house the first electrically conductive structures 16 , may extend partially through the first interconnect dielectric material layer 12 (illustrated embodiment of FIG. 1 ) or entirely through the first interconnect dielectric material layer 12 (not shown in the drawings of the present application).
- the openings may be via openings, line openings or a combined via and line opening.
- the openings may be formed by lithography and etching.
- a hard mask material layer (not shown) is formed on the first interconnect dielectric material layer 12 .
- the hard mask material may be composed of a dielectric oxide, a dielectric nitride and/or a dielectric oxynitride.
- the hard mask material may be composed of silicon dioxide and/or silicon nitride.
- the hard mask material layer may be formed utilizing a deposition process such as, for example, chemical vapor deposition (CVD) or plasma enhanced chemical vapor deposition (PECVD). Openings (as defined above) can then be formed through the hard mask material layer and into the first interconnect dielectric material layer 12 by lithography and etching. The thus patterned hard mask material layer may be removed after forming the openings utilizing any well known material removal process.
- the diffusion barrier material layer includes a diffusion barrier material (i.e., a material that serves as a barrier to prevent a conductive material such as copper from diffusing there through) such as, for example, Ta, TaN, Ti, TiN, Ru, RuN, RuTa, RuTaN, W, or WN.
- the diffusion barrier material layer may include a material stack of diffusion barrier materials.
- the diffusion barrier material layer may be composed of a stack of Ta/TaN. The thickness of the diffusion barrier material layer may vary depending on the deposition process used as well as the material employed.
- the diffusion barrier material layer may have a thickness from 2 nm to 50 nm; although other thicknesses for the diffusion barrier material layer are contemplated and can be employed in the present application.
- the diffusion barrier material layer can be formed by a deposition process including, for example, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD), physical vapor deposition (PVD), sputtering, chemical solution deposition or plating.
- CVD chemical vapor deposition
- PECVD plasma enhanced chemical vapor deposition
- ALD atomic layer deposition
- PVD physical vapor deposition
- sputtering chemical solution deposition or plating.
- An electrically conductive metal or metal alloy is formed into each opening and, is present, on the diffusion barrier material layer.
- electrically conductive metals that may be used in the present application include copper (Cu), aluminum (Al), or tungsten (W), while an example of an electrically conductive metal alloy is a Cu—Al alloy.
- copper or a copper alloy is used in providing each first electrically conductive structure 16 .
- the electrically conductive metal or metal alloy can be formed utilizing a deposition process such as, for example, CVD, PECVD, sputtering, chemical solution deposition or plating. In one embodiment, a bottom-up plating process is employed in forming the electrically conductive metal or metal alloy.
- a planarization process such as, for example, chemical mechanical polishing (CMP) and/or grinding, can be used to remove the electrically conductive metal or metal alloy (i.e., overburden material) and the diffusion barrier material layer that is present outside each of the openings and from the topmost surface of the first interconnect dielectric material layer 12 .
- CMP chemical mechanical polishing
- the electrically conductive metal or metal alloy remaining in each opening is referred to herein as a first electrically conductive structure 16
- the diffusion barrier material layer that remains in each opening is referred to herein as diffusion barrier liner 14 .
- the planarization stops on a topmost surface of the first interconnect dielectric material layer 12 .
- each first electrically conductive structure 16 has a topmost surface that is coplanar with a topmost surface of the first interconnect dielectric material layer 12 , as well as, the topmost surfaces of the diffusion barrier liner 14 .
- a diffusion barrier liner 14 is located between each first electrically conductive structure 16 and the first interconnect dielectric material layer 12 .
- the diffusion barrier liner 14 may be omitted from the exemplary structure.
- FIG. 2 there is illustrated the exemplary structure of FIG. 1 after forming a metal capping layer 18 on a physically exposed surface of each first electrically conductive structure 16 .
- this step of the present application may be omitted.
- the metal capping layer 18 may be formed on a recessed surface of the first electrically conductive structures 16 .
- the metal capping layer 18 may be formed on a non-recessed surface of each of the first electrically conductive structures 16 . Recessing of the first electrically conductive structures 16 may be performed utilizing an etching process that is selective in removing the electrically conductive metal or metal alloy that provides the first electrically conductive structures 16 .
- the metal capping layer 18 may include cobalt (Co), iridium (Ir), ruthenium (Ru), or manganese (Mn) alone, or their alloys with at least one of W, B, P, Mo and Re.
- the metal capping layer 18 may be composed of Co or a CoWP alloy.
- the metal capping layer 18 may have a thickness from 2 nm to 25 nm; other thicknesses are possible and can be used in the present application as the thickness of the metal capping layer 18 .
- the metal capping layer 18 is typically, but not necessary always, formed utilizing a selective deposition process including for example, a catalytic plating process or an electroless plating process.
- a selective deposition process including for example, a catalytic plating process or an electroless plating process.
- the metal capping layer 18 is formed on the first electrically conductive structures 16 ; the metal capping layer 18 may also extend onto the diffusion barrier liner 14 .
- a non-selective deposition process such as sputtering, ALD, CVD or PVD can be used in forming the metal capping layer.
- the metal capping layer is formed on all physically exposed surfaces of the lower interconnect level ( 12 / 14 / 16 ).
- An etch back process, a planarization process (such as, for example, chemical mechanical polishing), or patterning process such as, for example, lithography and etching) may follow the deposition of the metal capping layer 18 .
- the landing pad 20 typically includes at least one metal nitride such as, for example, TaN and/or TiN.
- the landing pad 20 may be formed utilizing a deposition such as, for example, sputtering, CVD, PECVD, or ALD. A patterning process may follow the deposition of the landing pad 20 .
- the landing pad 20 may have a thickness from 5 nm to 50 nm, other thicknesses are possible and can be used in the present application as the thickness of the landing pad 20 .
- the memory device 22 that can be used in the present application is a non-volatile memory such as, for example, a ferroelectric memory (FE) device, a resistive random access memory (ReRAM) device, a magnetoresistive random access memory (MRAM) device, or a phase change random access memory (PRAM) device.
- FE ferroelectric memory
- ReRAM resistive random access memory
- MRAM magnetoresistive random access memory
- PRAM phase change random access memory
- the memory device formed atop the first electrically conductive structure 16 in the memory device area 102 may be of a same, or a different type.
- the FE memory device which can be used as memory device 22 , is a random access memory similar in construction to a DRAM by using a ferroelectric layer instead of a dielectric layer to achieved non-volatility.
- FE memory devices typically include a material stack of, from bottom to top, a bottom electrode, a ferroelectric layer, and a top electrode.
- the bottom and top electrodes may be composed of a metal or metal nitride.
- TiN may be used as the material for both the bottom and top electrodes.
- the ferroelectric layer is composed of one or more ferroelectric materials exhibiting ferroelectricity (i.e., a material that has a spontaneous electric polarization that can be reversed by the application of an external electric field).
- ferroelectric materials that can be used as the ferroelectric layer include, but at not limited to, mixed metal oxides such as, BaTiO 3 , Pb(Zr x T 1-x ]O 3 (0.1 ⁇ x ⁇ 1), or crystalline HfO 2 with, or without, a doping element selected from Zr, Al, Ca, Ce, Dy, Er, Gd, Ge, La, Sc, Si, Sr, Sn, C, N, and Y.
- the FE material stack can be formed by deposition of the various material layers, and then patterning the material layers by lithography and etching.
- the ReRAM device which can be used as memory device 22 , is a random access memory that typically includes a material stack of, from bottom to top, a bottom electrode, a metal oxide that can exhibit a change in electron localization, and a top electrode.
- the bottom and top electrodes may be composed of a metal or metal nitride.
- TiN may be used as the material for both the bottom and top electrodes.
- the metal oxide may include oxides of nickel, zirconium, hafnium, iron, or copper.
- the ReRAM material stack can be formed by deposition of the various material layers, and then patterning the material layers by lithography and etching.
- the MRAM device which can be used as memory device 22 , is a random access memory, that includes a magnetic tunnel junction (MTJ) structure
- the magnetic tunnel junction (MTJ) structure may include a reference layer, a tunnel barrier, and a free layer.
- the reference layer has a fixed magnetization.
- the reference layer may be composed of a metal or metal alloy that includes one or more metals exhibiting high spin polarization.
- exemplary metals for the formation of the reference layer include iron, nickel, cobalt, chromium, boron, and manganese.
- Exemplary metal alloys may include the metals exemplified by the above.
- the reference layer may be a multilayer arrangement having (1) a high spin polarization region formed from of a metal and/or metal alloy using the metals mentioned above, and (2) a region constructed of a material or materials that exhibit strong perpendicular magnetic anisotropy (strong PMA).
- strong PMA strong perpendicular magnetic anisotropy
- Exemplary materials with strong PMA that may be used include a metal such as cobalt, nickel, platinum, palladium, iridium, or ruthenium, and may be arranged as alternating layers.
- the strong PMA region may also include alloys that exhibit strong PMA, with exemplary alloys including cobalt-iron-terbium, cobalt-iron-gadolinium, cobalt-chromium-platinum, cobalt-platinum, cobalt-palladium, iron-platinum, and/or iron-palladium.
- the alloys may be arranged as alternating layers. In one embodiment, combinations of these materials and regions may also be employed.
- the tunnel barrier of the MTJ structure is composed of an insulator material and is formed at such a thickness as to provide an appropriate tunneling resistance.
- Exemplary materials for the tunnel barrier include magnesium oxide, aluminum oxide, and titanium oxide, or materials of higher electrical tunnel conductance, such as semiconductors or low-bandgap insulators.
- the free layer of the MTJ structure is composed of a magnetic material with a magnetization that can be changed in orientation relative to the magnetization orientation of the reference layer.
- Exemplary materials for the free layer of the MTJ structure include alloys and/or multilayers of cobalt, iron, alloys of cobalt-iron, nickel, alloys of nickel-iron, and alloys of cobalt-iron-boron.
- the MTJ structure of the MRAM device can be formed by deposition of the various material layers, and then patterning the material layers by lithography and etching.
- the PRAM device which can be used as memory device 22 , is a random access memory that typically includes a material stack of, from bottom to top, a bottom electrode, a phase change memory material that exhibits a change in atomic order (from crystalline to amorphous or vice versa), and a top electrode.
- the bottom and top electrodes may be composed of a metal or metal nitride.
- TiN may be used as the material for both the bottom and top electrodes.
- the phase change memory material may include a chalcogenide glass such as, for example, Ge 2 Sb 2 Te 5 or Ge 2 Bi 2 Te 6 .
- the PRAM stack can be formed by deposition of the various material layers, and then patterning the material layers by lithography and etching.
- dielectric capping layer 24 can be omitted.
- Dielectric capping layer 24 is formed on physically exposed surfaces of the lower interconnect level ( 12 / 14 / 16 ).
- the dielectric capping layer 24 is a barrier layer that may serve as a thermal break between the annealing process and the first electrically conductive structures 16 .
- the dielectric capping layer may or may not cover the entirety of the memory device 22 .
- FIG. 5 illustrates an embodiment in which the dielectric capping layer 24 laterally surrounds a lower portion of the memory device 22 , and has a height that is less than the height of the memory device. In other embodiments, the dielectric capping layer 24 may have a height that is equal to, or even greater than, the height of the memory device 22 .
- the dielectric capping layer 24 may include any dielectric material such as, for example, silicon carbide (SiC), silicon nitride (Si 3 N 4 ), silicon dioxide (SiO 2 ), a carbon doped oxide, a nitrogen and hydrogen doped silicon carbide (SiC(N,H)) or a multilayered stack of at least one of the aforementioned dielectric capping materials.
- the capping material that provides the dielectric capping layer 24 may be formed utilizing a deposition process such as, for example, CVD, PECVD, ALD, PVD, chemical solution deposition or evaporation. A recessing process may or may not follow the deposition of the dielectric capping layer 24 .
- the dielectric capping layer 24 may have a thickness from 10 nm to 100 nm; other thicknesses are possible and can be used in the present application as the thickness of the dielectric capping layer 24 .
- the dielectric capping layer 24 can be formed prior to forming the memory device 22 .
- a patterning process is used to provide an opening within a blanket layer of dielectric capping material that physically exposes a surface of the landing pad 20 .
- the memory device 22 is then formed into the opening.
- FIG. 6 there is illustrated the exemplary structure of FIG. 5 after forming a disposable absorber 26 on the dielectric capping layer 24 .
- the disposable absorber 26 surrounds an upper portion of the memory stack 22 . The presence of the disposable absorber 26 allows sufficient heating of the elements within the BEOL structure without causing any deleterious effects on the first electrically conductive structures 16 .
- the disposable absorber 26 is composed of an amorphous carbonitride material that generally has a low reflection coefficient for laser/flash illumination, and a high extinction coefficient for efficient laser/flash illumination absorption.
- amorphous when used in conjunction with the carbonitride material denotes that the carbonitride material lacks a well defined crystal structure. Moreover, while there may be local ordering of the atoms or molecules in the amorphous carbonitride material, no long-term ordering is present.
- the disposable absorber 26 is composed of an amorphous carbonitride material having a reflection coefficient of 0.15 or less, and an extinction coefficient of 0.2 or greater.
- the amorphous carbonitride material that can be used as the disposable absorber 26 also has a minimum of hydrocarbon content as observed by FTIR.
- minimum of hydrocarbon content as observed by FTIR it is meant a normalized hydrocarbon content less than 3 as defined by integrating under the C—H stretching peak in the FTIR spectra from 3170-2750 cm ⁇ 1 and dividing the integrated peak area by the film thickness in microns.
- the high extinction coefficient and low reflection coefficient are indicative of greater absorptivity of the amorphous carbonitride material, and less transparency which minimizes reflectance variations from the BEOL structure.
- the amorphous carbonitride material can be optimized to possess minimal stress in order to avoid delamination during deposition, and anneals.
- the amorphous carbonitride material can also be designed to be an efficient microwave absorber thus it can be used during a microwave anneal.
- the disposable absorber 26 having the aforementioned properties can be deposited at a temperature of 450° C. or less. In one embodiment, disposable absorber 26 having the aforementioned properties can be deposited at temperature from 250° C. to 400° C.
- the disposable absorber 26 having the above properties can be produced using a combination of at least a carbon precursor source, and a nitrogen source.
- An oxidant is also typically, but not necessarily always, employed to facilitate decomposition, fragmentation and hydrogen removal.
- Such a combination of gases can be referred to herein as a reactant gas mixture.
- the reactant gas mixture may further include an inert gas such as helium or argon.
- the inert gas may be introduced as a separate component of the reactant gas mixture or it can be present within at least one of the carbon precursor source, the nitrogen source and the oxidant.
- the disposable absorber 26 having the above properties can be produced using a single carbonitride precursor that includes both carbon and nitrogen in the molecule.
- An oxidant is also typically, but not necessarily always, employed in this embodiment of the invention as well.
- the carbon precursor source that can be employed in the invention is selected from alkanes, alkenes, alkynes and mixtures thereof.
- the carbon precursor sources may be linear, branched, and/or cyclic.
- the carbon precursor sources have a minimal C/H ratio.
- minimal C/H ratio it is meant less than 3 hydrogens for every carbon atom in the precursor.
- alkane denotes a chemical compound that consists only of the elements carbon and hydrogen (i.e., hydrocarbons), wherein these atoms are linked together exclusively by single bonds (i.e., they are saturated compounds).
- the alkane includes from 1 to 22, typically from 1 to 16, more typically, from 1 to 12 carbon atoms.
- alkene denotes an unsaturated chemical compound containing at least one carbon-to-carbon double bond.
- the alkene is an acyclic alkene, with only one double bond and no other functional groups.
- the acylic alkene forms a homologous series of hydrocarbons with the general formula C n H 2n , wherein n is an integer from 2 to 22, typically 2 to 16, more typically 2 to 12 carbon atoms.
- alkyne denotes a hydrocarbon that has a triple bond between two carbon atoms, with the formula C n H 2n-2 , wherein n is an integer from 2 to 22, typically 2 to 16, more typically 2 to 12 carbon atoms.
- Alkynes are traditionally known as acetylenes.
- carbon precursor sources that can be employed in forming the disposable absorber 26 include, but are not limited to ethylene, propylene, butene, acetylene, and/or methyl acetylene.
- propylene is employed as the carbon precursor source.
- the nitrogen source that can be employed in forming the disposable absorber 26 can be selected from nitriding sources including, but not limited to nitrogen, ammonia, amines, azides, and/or hydrazines. In one embodiment, nitrogen (N 2 ) and/or ammonium (NH 3 ) is employed as the nitrogen source.
- the oxidant that can be employed in forming the disposable absorber 26 can be selected from oxidizing sources including oxygen, nitrous oxide, carbon dioxide, carbon monoxide, water, and/or ozone. In one embodiment of the invention, oxygen is employed as the oxidant.
- carbon precursor source nitrogen source and oxidant
- nitrogen source nitrogen source and oxidant
- one embodiment of the present application employs propylene as the carbon precursor source, nitrogen (N 2 ) or ammonium (NH 3 ) as the nitrogen source, and oxygen (O 2 ) as the oxidant.
- a reactant gas mixture can be used as is or diluted with an inert gas such as helium or argon.
- a single carbonitride precursor that includes both carbon and nitrogen in the molecule can be used to form the disposable absorber 26 .
- a single carbonitride precursor that can be employed in the present application invention is acetonitrile.
- Other single carbonitride precursors beside acetonitrile can be used as long as the precursor includes carbon and nitrogen atoms therein.
- an oxidant as described above can also be used.
- the single carbonitride precursor can be used as is or diluted with an inert gas such as helium or argon.
- heterocyclic compounds such as pyrrole, imidazole, pyrazole, pyridine, pyrazine, pyrimidine, pyridazine, pyrazinyl, imidazolyl, pyrimidinyl, piperazine, triazine, amines such as methylamine, diamine ethane, diamine methane, aminoethane, aminopropane, azo, hydrzo, dimethylhydrazine, alkylazo compounds such as diethyldiazene, and amidines including acetamidine.
- heterocyclic compounds such as pyrrole, imidazole, pyrazole, pyridine, pyrazine, pyrimidine, pyridazine, pyrazinyl, imidazolyl, pyrimidinyl, piperazine, triazine, amines such as methylamine, diamine ethane, diamine methane, aminoethane, aminopropane,
- the gases may be introduced separately into a reactor chamber of a deposition tool, or some, or all of the gases may be admixed prior to being introduced into a reactor chamber of a deposition tool.
- the various gases are admixed in a mixing system prior to being introduced into the reactor chamber of a deposition tool.
- the reactor chamber of the deposition tool typically includes a substrate holder.
- the gases may be introduced in a deposition tool in different stochiometries.
- the carbon source may be introduced at a flow rate between 50 sccm and 2000 sccm
- the nitrogen source may be introduced at a flow rate between 10 sccm and 50000 sccm
- the oxidant may be introduced at a flow rate between 10 sccm and 500 sccm.
- the inert gas may be introduced at a flow rate from 50 sccm to 50000 sccm.
- the process pressure used in forming the disposable absorber 26 can be varied from 1 torr to 8 torr.
- the substrate temperature during the deposition process can be fixed at 400° C. or 350° C.
- the plasma can be generated using either a low frequency radio frequency (LFRF) plasma source at 100 MHz or a high frequency radio frequency HFRF plasma source at 13.56 GHz.
- LFRF low frequency radio frequency
- the process pressure, substrate temperature and power used in generating the plasma are exemplary and other conditions are possible provided the selected conditions are capable of forming a disposable absorber 26 having the properties mentioned above.
- the disposable absorber 26 is a conformal film or coating that follows the topography of the underlying material layers of the memory device 22 and has a vertical thickness that is nearly the same as the lateral thickness.
- the conformality of the disposable absorber 26 provides better transfer of heat to the memory device 22 without adversely impacting the first electrically conductive structures 16 embedded in the first interconnect dielectric material layer 12 during a subsequently performed localized heating of the disposable absorber 26 .
- FIG. 7 there is illustrated the exemplary structure of FIG. 6 after performing an anneal to predominately heat the disposable absorber 26 locally and to activate the memory device 22 , and removing the disposable absorber 26 after transferring of the heat from the locally heated disposable absorber 26 to the memory device 22 .
- the term “to predominately heat the disposable absorber 26 locally” denotes that the anneal mainly (90% or greater) heats the disposable absorber 26 , while minimizing the heating of other portions of the structure. Examples of anneals that may be employed include a nanosecond to millisecond flash anneal, a laser anneal, or a microwave anneal.
- the anneal which is used to active elements (such as, the element(s) of the memory device 22 ) of the exemplary structure through transfer of heat from the locally heated disposable absorber 26 , may be performed at a temperature of 400° C.-1000° C. or greater.
- the conditions for each anneal are well known to those skilled in the art and due to the disposable absorber 26 are not limited in the present application.
- the flash anneal quickly heats the disposable absorber 26 locally to a temperature of 400° C.-1000° C. or greater.
- the laser anneal includes any laser that can heat the disposable absorber 26 locally to a temperature of 400° C.-1000° C. or greater.
- the microwave anneal includes any microwave emitter source that can heat the disposable absorber 26 locally to a temperature of 400° C.-1000° C. or greater.
- the disposable absorber 26 is removed after heating of the disposable absorber 26 locally and activation of the memory device 22 through heat transfer have performed.
- the disposable absorber 26 may be removed utilizing a stripping process such as, for example, plasma oxygen ashing and/or N 2 /H 2 stripping and NH 3 etching.
- FIG. 8 there is illustrated the exemplary structure of FIG. 7 after forming an upper interconnect level containing a plurality of second electrically conductive structures 30 A, 30 B embedded in a second interconnect dielectric material layer 28 .
- the second interconnect dielectric material layer 28 may include one of the dielectric materials mentioned above for the first interconnect dielectric material layer 12 .
- second interconnect dielectric material layer 28 is composed of a same dielectric material as the first interconnect dielectric material layer 12 .
- the second interconnect dielectric material layer 28 is composed of a different dielectric material than the first interconnect dielectric material layer 12 .
- the second interconnect dielectric material layer 28 may be formed by utilizing one of the deposition processes mentioned above in forming the first interconnect dielectric material layer 12 .
- the second interconnect dielectric material layer 28 may have a thickness within the thickness range mentioned above for the first dielectric material layer 12 .
- Openings are then formed into the second dielectric material layer 44 and the dielectric capping layer 24 .
- the openings can be formed by lithography and etching. At least one of the openings physically exposes a topmost surface of the memory device 22 in the memory device area 102 , while another of the openings contacts the metal capping layer 18 in the non-memory device area 100 .
- a diffusion barrier material (not shown) and/or an electrically conductive metal or metal alloy layer (not shown) is then formed on the physically exposed topmost surface of the second interconnect dielectric material layer 28 and within the openings. By way of one example and in the illustrated embodiment, only the electrically conductive metal or metal alloy layer is formed into the openings.
- the diffusion barrier material layer may include one of the diffusion barrier materials mentioned above for diffusion barrier liner 14 .
- diffusion barrier material layer is composed of a same diffusion barrier material as diffusion barrier liner 14 .
- diffusion barrier material layer is composed of a different diffusion barrier material than diffusion barrier liner 14 .
- the diffusion barrier material layer may be deposited utilizing one of the deposition processes mentioned above in forming diffusion barrier liner 14 .
- the diffusion barrier material layer may have a thickness within the thickness range mentioned above for diffusion barrier liner 14 .
- the electrically conductive metal or metal alloy layer may include one of the electrically conductive metals or metal alloys mentioned above for the first electrically conductive structures 16 .
- the electrically conductive metal or metal alloy layer is composed of a same electrically conductive metal or metal alloy as the first electrically conductive structures 16 .
- the electrically conductive metal or metal alloy layer is composed of a different electrically conductive metal or metal alloy than the first electrically conductive structures 16 .
- the electrically conductive metal or metal alloy layer may be deposited utilizing one of the deposition processes mentioned above in forming the first electrically conductive structures 16 .
- a planarization process such as, for example, chemical mechanical polishing, can be employed to form the structure shown in FIG. 8 .
- the electrically conductive metal or metal alloy that remains in each of the openings in the second interconnect dielectric material layer 28 after planarization is referred to as a second electrically conductive structure 30 A, 30 B.
- the second electrically conductive structure 30 A is present in the non-memory device area 100 of the structure, while the second electrically conductive structure 30 B is present in the memory device area 102 of the structure.
- the diffusion barrier material layer that remains in the openings in the second interconnect dielectric material layer 28 may be referred to as a second diffusion barrier liner; in FIG. 8 the second diffusion barrier liner has been omitted.
- the disposable absorber 26 is described and illustrated for use with embedded BEOL memory devices, the disposable absorber 26 may be used when other non-memory devices such, as for example, metal-insulator-metal (MIM) capacitors that are buried within one of the interconnect levels of an interconnect structure.
- MIM metal-insulator-metal
Abstract
Description
- The present application relates to a method of fabricating a memory device embedded in a back-end-of-the-line (BEOL) structure for use in a neuromorphic computing system. More particularly, a conformal disposable absorber is disclosed which is capable of providing efficient heat transfer to an embedded memory device during a localized absorber anneal, without adversary impacting the BEOL structure.
- Neuromorphic computing systems, also referred to as artificial neural networks, are computational systems that permit electronic systems to essentially function in a manner analogous to that of biological brains. Neuromorphic computing systems do not generally utilize a traditional digital model of manipulating Os and 1s. Instead, neuromorphic computing systems create connections between processing elements that are roughly functionally equivalent to neurons of a biological brain.
- Neuromorphic computing systems may include memory devices that are embedded in a back-end-of-the-line (BEOL) structure. Examples of memory devices that can be employed in neuromorphic computing systems and embedded in a BEOL structure may include ferroelectric (FE) memory, resistive random access memory (ReRAM), magnetoresistive random access memory (MRAM), and/or phase change random access memory (PRAM).
- In the fabrication of memory devices that are embedded in a back-end-of-the-line (BEOL) structure, a high temperature thermal anneal such as, a flash anneal or rapid thermal anneal, may be useful in order to optimize one or more elements of the embedded memory device. For example, FE memory devices including a stack of TiN/HfO2/TiN require a high temperature rapid thermal anneal budget (greater than 600° C./1 second) to enable HfO2 to recrystallize to exhibit a ferroelectric capacitance behavior. The high thermal anneal budget requirement is incompatible with the elements of the BEOL structure.
- In addition to using thermal anneals, a high temperature (about 1000° C.) nanosecond laser anneal, which has a much less thermal budget than rapid thermal annealing, has been used to provide HfO2 with ferroelectric capacitance behavior. However, and given that the BEOL dielectric material is optically transparent to laser illumination, the direct illumination of the laser to the BEOL structure will create undesirable heating effects of the electrically conductive metal or metal alloy structure embedded in the interconnect dielectric material of the BEOL structure.
- There is thus a need for providing a method which can be used to fabricate an embedded memory device in a BEOL structure that substantially, or even entirely, eliminates the aforementioned problems associated with annealing of such memory devices.
- A conformal disposable absorber is disclosed which is capable of providing efficient heat transfer to an embedded memory device during a localized absorber anneal, without adversary impacting the back-end-of-the-line (BEOL) structure. The disposable absorber is composed of an amorphous carbonitride material that can be designed to have a low reflection coefficient for laser/flash illumination, and a high extinction coefficient for efficient laser/flash illumination absorption. The disposable absorber is formed at a temperature of 400° C. or less.
- In one aspect of the present application, a method of forming a structure including a memory device embedded in a back-end-of-the-line (BEOL) structure is provided. In one embodiment, the method includes providing a lower interconnect level including at least one first electrically conductive structure embedded in a memory device area of a first interconnect dielectric material layer. A memory device is then formed above the at least one first electrically conductive structure, and thereafter a conformal disposable absorber composed of an amorphous carbonitride material is formed surrounding at least an upper portion of the memory device. An anneal is then performed to predominately heat the disposable absorber locally and to activate the memory device. After the anneal, the disposable absorber is removed. Next, an upper interconnect level is formed above the lower interconnect level and the memory device.
- In another aspect of the present application, a method of forming a structure including a metal-insulator-metal capacitor embedded in back-end-of-the-line (BEOL) structure is provided. In one embodiment, the method includes providing a lower interconnect level including at least one first electrically conductive structure embedded in a first interconnect dielectric material layer. A metal-insulator-metal capacitor (MIM cap) is then formed above the at least one first electrically conductive structure, and thereafter a conformal disposable absorber composed of an amorphous carbonitride material is formed surrounding at least an upper portion of the metal-insulator-metal capacitor. An anneal is then performed to predominately heat the disposable absorber locally and to activate the memory device. After the anneal, the disposable absorber is removed. Next, an upper interconnect level is formed above the lower interconnect level and the MIM cap.
- In yet another aspect of the present application, a structure is provided. In one embodiment, the structure includes a lower interconnect level including at least one first electrically conductive structure embedded in a memory device area of a first interconnect dielectric material layer. A memory device is located above the at least one first electrically conductive structure, and a conformal disposable absorber composed of an amorphous carbonitride material surrounds at least an upper portion of the memory device.
-
FIG. 1 is a cross sectional view of an exemplary structure of the present application during an early stage of fabrication, and including a lower interconnect level containing a plurality of first electrically conductive structures embedded in a first interconnect dielectric material layer. -
FIG. 2 is a cross sectional view of the exemplary structure ofFIG. 1 after forming a metal capping layer on a physically exposed surface of each first electrically conductive structure. -
FIG. 3 is a cross sectional view of the exemplary structure ofFIG. 2 after forming a landing pad above each first electrically conductive structure present in a memory device area of the structure. -
FIG. 4 is a cross sectional view of the exemplary structure ofFIG. 3 after forming a memory device on the landing pad. -
FIG. 5 is a cross sectional view of the exemplary structure ofFIG. 4 after forming a dielectric capping layer. -
FIG. 6 is a cross sectional view of the exemplary structure ofFIG. 5 after forming a conformal disposable absorber on the dielectric capping layer. -
FIG. 7 is a cross sectional view of the exemplary structure ofFIG. 6 after performing an anneal to predominately heat the disposable absorber locally and to activate the memory device, and thereafter removing the disposable absorber. -
FIG. 8 is a cross sectional view of the exemplary structure ofFIG. 7 after forming an upper interconnect level containing a plurality of second electrically conductive structures embedded in a second interconnect dielectric material layer. - The present application will now be described in greater detail by referring to the following discussion and drawings that accompany the present application. It is noted that the drawings of the present application are provided for illustrative purposes only and, as such, the drawings are not drawn to scale. It is also noted that like and corresponding elements are referred to by like reference numerals.
- In the following description, numerous specific details are set forth, such as particular structures, components, materials, dimensions, processing steps and techniques, in order to provide an understanding of the various embodiments of the present application. However, it will be appreciated by one of ordinary skill in the art that the various embodiments of the present application may be practiced without these specific details. In other instances, well-known structures or processing steps have not been described in detail in order to avoid obscuring the present application.
- It will be understood that when an element as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “beneath” or “under” another element, it can be directly beneath or under the other element, or intervening elements may be present. In contrast, when an element is referred to as being “directly beneath” or “directly under” another element, there are no intervening elements present.
- Referring first to
FIG. 1 , there is illustrated an exemplary structure of the present application during an early stage of fabrication, and including a lower interconnect level containing a plurality of first electricallyconductive structures 16 embedded in a first interconnectdielectric material layer 12. As is shown, the exemplary structure includes a first device area in which non-memory devices (i.e., non-memory device area 100) such as, for example, logic devices, are present, and a second device area in which an embedded memory device will be subsequently formed (i.e., memory device area 102). When logic devices are present in thenon-memory device area 100, the logic devices would be located in a front-end-of-the-line (FEOL)level 10 that would be located beneath the interconnectdielectric material layer 12. Adiffusion barrier liner 14 is typically present between each electricallyconductive structure 16 and the first interconnectdielectric material layer 12. - The first interconnect
dielectric material layer 12 may include an inorganic dielectric material or an organic dielectric material. In one embodiment, the first interconnectdielectric material layer 12 may be non-porous. In another embodiment, the first interconnectdielectric material layer 12 may be porous. Some examples of suitable dielectric materials that may be used as the first interconnectdielectric material layer 12 include, but are not limited to, silicon dioxide, silsesquioxanes, C doped oxides (i.e., organosilicates) that includes atoms of Si, C, O and H, thermosetting polyarylene ethers, or multilayers thereof. The term “polyarylene” is used in this application to denote aryl moieties or inertly substituted aryl moieties which are linked together by bonds, fused rings, or inert linking groups such as, for example, oxygen, sulfur, sulfone, sulfoxide, carbonyl and the like. - The first interconnect
dielectric material layer 12 typically has a dielectric constant that is about 4.0 or less, with a dielectric constant of about 2.8 or less being more typical. All dielectric constants mentioned herein are relative to a vacuum, unless otherwise noted. These dielectrics generally have a lower parasitic cross talk as compared with dielectric materials that have a higher dielectric constant than 4.0. The thickness of the first interconnectdielectric material layer 12 may vary depending upon the type of dielectric material(s) used. In one example, the first interconnectdielectric material layer 12 may have a thickness from 50 nm to 1000 nm. Other thicknesses that are lesser than, or greater than, the aforementioned thickness range may also be employed in the present application for the thickness of the first interconnectdielectric material layer 12. The first interconnectdielectric material layer 12 may be formed utilizing any deposition process including, but not limited to, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD) or spin-on coating. - The first interconnect
dielectric material layer 12 is then processed to include a plurality of openings (not shown). A single opening and/or a plurality of openings can be formed into each of thenon-memory device area 100 and thememory device area 102. In the illustrated embodiment ofFIG. 1 , a single opening is formed into thememory device area 102 of the first interconnectdielectric material layer 12, while two openings are formed into thenon-memory device area 100 of the first interconnectdielectric material layer 12. The openings, which are used to house the first electricallyconductive structures 16, may extend partially through the first interconnect dielectric material layer 12 (illustrated embodiment ofFIG. 1 ) or entirely through the first interconnect dielectric material layer 12 (not shown in the drawings of the present application). The openings may be via openings, line openings or a combined via and line opening. The openings may be formed by lithography and etching. - In some embodiments, and prior to forming the openings, a hard mask material layer (not shown) is formed on the first interconnect
dielectric material layer 12. The hard mask material may be composed of a dielectric oxide, a dielectric nitride and/or a dielectric oxynitride. In one example, the hard mask material may be composed of silicon dioxide and/or silicon nitride. The hard mask material layer may be formed utilizing a deposition process such as, for example, chemical vapor deposition (CVD) or plasma enhanced chemical vapor deposition (PECVD). Openings (as defined above) can then be formed through the hard mask material layer and into the first interconnectdielectric material layer 12 by lithography and etching. The thus patterned hard mask material layer may be removed after forming the openings utilizing any well known material removal process. - A diffusion barrier material layer is then formed into each opening and on the topmost surface of the first interconnect
dielectric material layer 12. The diffusion barrier material layer includes a diffusion barrier material (i.e., a material that serves as a barrier to prevent a conductive material such as copper from diffusing there through) such as, for example, Ta, TaN, Ti, TiN, Ru, RuN, RuTa, RuTaN, W, or WN. In some embodiments, the diffusion barrier material layer may include a material stack of diffusion barrier materials. In one example, the diffusion barrier material layer may be composed of a stack of Ta/TaN. The thickness of the diffusion barrier material layer may vary depending on the deposition process used as well as the material employed. In some embodiments, the diffusion barrier material layer may have a thickness from 2 nm to 50 nm; although other thicknesses for the diffusion barrier material layer are contemplated and can be employed in the present application. The diffusion barrier material layer can be formed by a deposition process including, for example, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD), physical vapor deposition (PVD), sputtering, chemical solution deposition or plating. - An electrically conductive metal or metal alloy is formed into each opening and, is present, on the diffusion barrier material layer. Examples of electrically conductive metals that may be used in the present application include copper (Cu), aluminum (Al), or tungsten (W), while an example of an electrically conductive metal alloy is a Cu—Al alloy. Typically, copper or a copper alloy is used in providing each first electrically
conductive structure 16. The electrically conductive metal or metal alloy can be formed utilizing a deposition process such as, for example, CVD, PECVD, sputtering, chemical solution deposition or plating. In one embodiment, a bottom-up plating process is employed in forming the electrically conductive metal or metal alloy. - Following the deposition of the electrically conductive metal or metal alloy, a planarization process such as, for example, chemical mechanical polishing (CMP) and/or grinding, can be used to remove the electrically conductive metal or metal alloy (i.e., overburden material) and the diffusion barrier material layer that is present outside each of the openings and from the topmost surface of the first interconnect
dielectric material layer 12. The electrically conductive metal or metal alloy remaining in each opening is referred to herein as a first electricallyconductive structure 16, while the diffusion barrier material layer that remains in each opening is referred to herein asdiffusion barrier liner 14. The planarization stops on a topmost surface of the first interconnectdielectric material layer 12. At this point of the present application, and as shown inFIG. 1 , each first electricallyconductive structure 16 has a topmost surface that is coplanar with a topmost surface of the first interconnectdielectric material layer 12, as well as, the topmost surfaces of thediffusion barrier liner 14. As is shown, adiffusion barrier liner 14 is located between each first electricallyconductive structure 16 and the first interconnectdielectric material layer 12. In some embodiments (not specifically shown), thediffusion barrier liner 14 may be omitted from the exemplary structure. Collectively, the first interconnectdielectric material layer 12, the diffusion barrier liners 14 (if present), and the first electricallyconductive structures 16 form a lower interconnect level of the structure of the present application. - Referring now to
FIG. 2 , there is illustrated the exemplary structure ofFIG. 1 after forming ametal capping layer 18 on a physically exposed surface of each first electricallyconductive structure 16. In some embodiments, this step of the present application may be omitted. When present, and as is illustrated inFIG. 2 , themetal capping layer 18 may be formed on a recessed surface of the first electricallyconductive structures 16. In other embodiments (not specifically shown) themetal capping layer 18 may be formed on a non-recessed surface of each of the first electricallyconductive structures 16. Recessing of the first electricallyconductive structures 16 may be performed utilizing an etching process that is selective in removing the electrically conductive metal or metal alloy that provides the first electricallyconductive structures 16. - When present, the
metal capping layer 18 may include cobalt (Co), iridium (Ir), ruthenium (Ru), or manganese (Mn) alone, or their alloys with at least one of W, B, P, Mo and Re. In one embodiment, themetal capping layer 18 may be composed of Co or a CoWP alloy. Themetal capping layer 18 may have a thickness from 2 nm to 25 nm; other thicknesses are possible and can be used in the present application as the thickness of themetal capping layer 18. - The
metal capping layer 18 is typically, but not necessary always, formed utilizing a selective deposition process including for example, a catalytic plating process or an electroless plating process. When a selective deposition process is used, themetal capping layer 18 is formed on the first electricallyconductive structures 16; themetal capping layer 18 may also extend onto thediffusion barrier liner 14. In some embodiments, a non-selective deposition process such as sputtering, ALD, CVD or PVD can be used in forming the metal capping layer. In such an embodiment, the metal capping layer is formed on all physically exposed surfaces of the lower interconnect level (12/14/16). An etch back process, a planarization process (such as, for example, chemical mechanical polishing), or patterning process (such as, for example, lithography and etching) may follow the deposition of themetal capping layer 18. - Referring now to
FIG. 3 , there is illustrated the exemplary structure ofFIG. 2 after forming alanding pad 20 above each first electricallyconductive structure 16 present in thememory device area 102 of the structure. Thelanding pad 20 typically includes at least one metal nitride such as, for example, TaN and/or TiN. Thelanding pad 20 may be formed utilizing a deposition such as, for example, sputtering, CVD, PECVD, or ALD. A patterning process may follow the deposition of thelanding pad 20. Thelanding pad 20 may have a thickness from 5 nm to 50 nm, other thicknesses are possible and can be used in the present application as the thickness of thelanding pad 20. - Referring now to
FIG. 4 , there is illustrated the exemplary structure ofFIG. 3 after forming amemory device 22 on thelanding pad 20. Thememory device 22 that can be used in the present application is a non-volatile memory such as, for example, a ferroelectric memory (FE) device, a resistive random access memory (ReRAM) device, a magnetoresistive random access memory (MRAM) device, or a phase change random access memory (PRAM) device. When more than one first electricallyconductive structure 16 is present in thememory device area 102 of the structure, the memory device formed atop the first electricallyconductive structure 16 in thememory device area 102, may be of a same, or a different type. - The FE memory device, which can be used as
memory device 22, is a random access memory similar in construction to a DRAM by using a ferroelectric layer instead of a dielectric layer to achieved non-volatility. FE memory devices typically include a material stack of, from bottom to top, a bottom electrode, a ferroelectric layer, and a top electrode. The bottom and top electrodes may be composed of a metal or metal nitride. For example, TiN may be used as the material for both the bottom and top electrodes. The ferroelectric layer is composed of one or more ferroelectric materials exhibiting ferroelectricity (i.e., a material that has a spontaneous electric polarization that can be reversed by the application of an external electric field). Examples of ferroelectric materials that can be used as the ferroelectric layer include, but at not limited to, mixed metal oxides such as, BaTiO3, Pb(ZrxT1-x]O3 (0.1≤x≤1), or crystalline HfO2 with, or without, a doping element selected from Zr, Al, Ca, Ce, Dy, Er, Gd, Ge, La, Sc, Si, Sr, Sn, C, N, and Y. The FE material stack can be formed by deposition of the various material layers, and then patterning the material layers by lithography and etching. - The ReRAM device, which can be used as
memory device 22, is a random access memory that typically includes a material stack of, from bottom to top, a bottom electrode, a metal oxide that can exhibit a change in electron localization, and a top electrode. The bottom and top electrodes may be composed of a metal or metal nitride. For example, TiN may be used as the material for both the bottom and top electrodes. The metal oxide may include oxides of nickel, zirconium, hafnium, iron, or copper. The ReRAM material stack can be formed by deposition of the various material layers, and then patterning the material layers by lithography and etching. - The MRAM device, which can be used as
memory device 22, is a random access memory, that includes a magnetic tunnel junction (MTJ) structure The magnetic tunnel junction (MTJ) structure may include a reference layer, a tunnel barrier, and a free layer. The reference layer has a fixed magnetization. The reference layer may be composed of a metal or metal alloy that includes one or more metals exhibiting high spin polarization. In alternative embodiments, exemplary metals for the formation of the reference layer include iron, nickel, cobalt, chromium, boron, and manganese. Exemplary metal alloys may include the metals exemplified by the above. In another embodiment, the reference layer may be a multilayer arrangement having (1) a high spin polarization region formed from of a metal and/or metal alloy using the metals mentioned above, and (2) a region constructed of a material or materials that exhibit strong perpendicular magnetic anisotropy (strong PMA). Exemplary materials with strong PMA that may be used include a metal such as cobalt, nickel, platinum, palladium, iridium, or ruthenium, and may be arranged as alternating layers. The strong PMA region may also include alloys that exhibit strong PMA, with exemplary alloys including cobalt-iron-terbium, cobalt-iron-gadolinium, cobalt-chromium-platinum, cobalt-platinum, cobalt-palladium, iron-platinum, and/or iron-palladium. The alloys may be arranged as alternating layers. In one embodiment, combinations of these materials and regions may also be employed. - The tunnel barrier of the MTJ structure is composed of an insulator material and is formed at such a thickness as to provide an appropriate tunneling resistance. Exemplary materials for the tunnel barrier include magnesium oxide, aluminum oxide, and titanium oxide, or materials of higher electrical tunnel conductance, such as semiconductors or low-bandgap insulators.
- The free layer of the MTJ structure is composed of a magnetic material with a magnetization that can be changed in orientation relative to the magnetization orientation of the reference layer. Exemplary materials for the free layer of the MTJ structure include alloys and/or multilayers of cobalt, iron, alloys of cobalt-iron, nickel, alloys of nickel-iron, and alloys of cobalt-iron-boron.
- The MTJ structure of the MRAM device can be formed by deposition of the various material layers, and then patterning the material layers by lithography and etching.
- The PRAM device, which can be used as
memory device 22, is a random access memory that typically includes a material stack of, from bottom to top, a bottom electrode, a phase change memory material that exhibits a change in atomic order (from crystalline to amorphous or vice versa), and a top electrode. The bottom and top electrodes may be composed of a metal or metal nitride. For example, TiN may be used as the material for both the bottom and top electrodes. The phase change memory material may include a chalcogenide glass such as, for example, Ge2Sb2Te5 or Ge2Bi2Te6. The PRAM stack can be formed by deposition of the various material layers, and then patterning the material layers by lithography and etching. - Referring now to
FIG. 5 , there is illustrated the exemplary structure ofFIG. 4 after forming adielectric capping layer 24. In some embodiments,dielectric capping layer 24 can be omitted.Dielectric capping layer 24 is formed on physically exposed surfaces of the lower interconnect level (12/14/16). In some embodiments, thedielectric capping layer 24 is a barrier layer that may serve as a thermal break between the annealing process and the first electricallyconductive structures 16. The dielectric capping layer may or may not cover the entirety of thememory device 22.FIG. 5 illustrates an embodiment in which thedielectric capping layer 24 laterally surrounds a lower portion of thememory device 22, and has a height that is less than the height of the memory device. In other embodiments, thedielectric capping layer 24 may have a height that is equal to, or even greater than, the height of thememory device 22. - The
dielectric capping layer 24 may include any dielectric material such as, for example, silicon carbide (SiC), silicon nitride (Si3N4), silicon dioxide (SiO2), a carbon doped oxide, a nitrogen and hydrogen doped silicon carbide (SiC(N,H)) or a multilayered stack of at least one of the aforementioned dielectric capping materials. The capping material that provides thedielectric capping layer 24 may be formed utilizing a deposition process such as, for example, CVD, PECVD, ALD, PVD, chemical solution deposition or evaporation. A recessing process may or may not follow the deposition of thedielectric capping layer 24. Thedielectric capping layer 24 may have a thickness from 10 nm to 100 nm; other thicknesses are possible and can be used in the present application as the thickness of thedielectric capping layer 24. - In some embodiments of the present application, the
dielectric capping layer 24 can be formed prior to forming thememory device 22. In such an embodiment, a patterning process is used to provide an opening within a blanket layer of dielectric capping material that physically exposes a surface of thelanding pad 20. Thememory device 22 is then formed into the opening. - Referring now to
FIG. 6 , there is illustrated the exemplary structure ofFIG. 5 after forming adisposable absorber 26 on thedielectric capping layer 24. In some embodiments and as shown inFIG. 6 , thedisposable absorber 26 surrounds an upper portion of thememory stack 22. The presence of thedisposable absorber 26 allows sufficient heating of the elements within the BEOL structure without causing any deleterious effects on the first electricallyconductive structures 16. - The
disposable absorber 26 is composed of an amorphous carbonitride material that generally has a low reflection coefficient for laser/flash illumination, and a high extinction coefficient for efficient laser/flash illumination absorption. The term “amorphous” when used in conjunction with the carbonitride material denotes that the carbonitride material lacks a well defined crystal structure. Moreover, while there may be local ordering of the atoms or molecules in the amorphous carbonitride material, no long-term ordering is present. Typically, thedisposable absorber 26 is composed of an amorphous carbonitride material having a reflection coefficient of 0.15 or less, and an extinction coefficient of 0.2 or greater. - The amorphous carbonitride material that can be used as the
disposable absorber 26 also has a minimum of hydrocarbon content as observed by FTIR. By “minimum of hydrocarbon content as observed by FTIR” it is meant a normalized hydrocarbon content less than 3 as defined by integrating under the C—H stretching peak in the FTIR spectra from 3170-2750 cm−1 and dividing the integrated peak area by the film thickness in microns. - The high extinction coefficient and low reflection coefficient are indicative of greater absorptivity of the amorphous carbonitride material, and less transparency which minimizes reflectance variations from the BEOL structure. Additionally, the amorphous carbonitride material can be optimized to possess minimal stress in order to avoid delamination during deposition, and anneals. The amorphous carbonitride material can also be designed to be an efficient microwave absorber thus it can be used during a microwave anneal.
- The
disposable absorber 26 having the aforementioned properties can be deposited at a temperature of 450° C. or less. In one embodiment,disposable absorber 26 having the aforementioned properties can be deposited at temperature from 250° C. to 400° C. - The
disposable absorber 26 having the above properties can be produced using a combination of at least a carbon precursor source, and a nitrogen source. An oxidant is also typically, but not necessarily always, employed to facilitate decomposition, fragmentation and hydrogen removal. Such a combination of gases can be referred to herein as a reactant gas mixture. The reactant gas mixture may further include an inert gas such as helium or argon. The inert gas may be introduced as a separate component of the reactant gas mixture or it can be present within at least one of the carbon precursor source, the nitrogen source and the oxidant. In some embodiments, thedisposable absorber 26 having the above properties can be produced using a single carbonitride precursor that includes both carbon and nitrogen in the molecule. An oxidant is also typically, but not necessarily always, employed in this embodiment of the invention as well. - The carbon precursor source that can be employed in the invention is selected from alkanes, alkenes, alkynes and mixtures thereof. The carbon precursor sources may be linear, branched, and/or cyclic. In one embodiment, the carbon precursor sources have a minimal C/H ratio. By “minimal C/H ratio” it is meant less than 3 hydrogens for every carbon atom in the precursor.
- The term “alkane” denotes a chemical compound that consists only of the elements carbon and hydrogen (i.e., hydrocarbons), wherein these atoms are linked together exclusively by single bonds (i.e., they are saturated compounds). In one embodiment of the invention, the alkane includes from 1 to 22, typically from 1 to 16, more typically, from 1 to 12 carbon atoms. The term “alkene” denotes an unsaturated chemical compound containing at least one carbon-to-carbon double bond. In one embodiment, the alkene is an acyclic alkene, with only one double bond and no other functional groups. In such an embodiment, the acylic alkene forms a homologous series of hydrocarbons with the general formula CnH2n, wherein n is an integer from 2 to 22, typically 2 to 16, more typically 2 to 12 carbon atoms. The term “alkyne” denotes a hydrocarbon that has a triple bond between two carbon atoms, with the formula CnH2n-2, wherein n is an integer from 2 to 22, typically 2 to 16, more typically 2 to 12 carbon atoms. Alkynes are traditionally known as acetylenes.
- Some examples of typical carbon precursor sources that can be employed in forming the
disposable absorber 26 include, but are not limited to ethylene, propylene, butene, acetylene, and/or methyl acetylene. In one embodiment, propylene is employed as the carbon precursor source. - The nitrogen source that can be employed in forming the
disposable absorber 26 can be selected from nitriding sources including, but not limited to nitrogen, ammonia, amines, azides, and/or hydrazines. In one embodiment, nitrogen (N2) and/or ammonium (NH3) is employed as the nitrogen source. The oxidant that can be employed in forming thedisposable absorber 26 can be selected from oxidizing sources including oxygen, nitrous oxide, carbon dioxide, carbon monoxide, water, and/or ozone. In one embodiment of the invention, oxygen is employed as the oxidant. - Although any combination of carbon precursor source, nitrogen source and oxidant can be employed in forming the
disposable absorber 26, one embodiment of the present application employs propylene as the carbon precursor source, nitrogen (N2) or ammonium (NH3) as the nitrogen source, and oxygen (O2) as the oxidant. Such a reactant gas mixture can be used as is or diluted with an inert gas such as helium or argon. - In one embodiment, as mentioned above, a single carbonitride precursor that includes both carbon and nitrogen in the molecule can be used to form the
disposable absorber 26. One example of such a single carbonitride precursor that can be employed in the present application invention is acetonitrile. Other single carbonitride precursors beside acetonitrile can be used as long as the precursor includes carbon and nitrogen atoms therein. When a single carbonitride precursor is employed, an oxidant, as described above can also be used. The single carbonitride precursor can be used as is or diluted with an inert gas such as helium or argon. Other potential single carbonitride precursors include heterocyclic compounds such as pyrrole, imidazole, pyrazole, pyridine, pyrazine, pyrimidine, pyridazine, pyrazinyl, imidazolyl, pyrimidinyl, piperazine, triazine, amines such as methylamine, diamine ethane, diamine methane, aminoethane, aminopropane, azo, hydrzo, dimethylhydrazine, alkylazo compounds such as diethyldiazene, and amidines including acetamidine. - The gases may be introduced separately into a reactor chamber of a deposition tool, or some, or all of the gases may be admixed prior to being introduced into a reactor chamber of a deposition tool. Typically, the various gases are admixed in a mixing system prior to being introduced into the reactor chamber of a deposition tool. The reactor chamber of the deposition tool typically includes a substrate holder.
- The gases may be introduced in a deposition tool in different stochiometries. In some embodiments, the carbon source may be introduced at a flow rate between 50 sccm and 2000 sccm, the nitrogen source may be introduced at a flow rate between 10 sccm and 50000 sccm, and the oxidant may be introduced at a flow rate between 10 sccm and 500 sccm. The inert gas may be introduced at a flow rate from 50 sccm to 50000 sccm.
- In some further embodiments, the process pressure used in forming the
disposable absorber 26 can be varied from 1 torr to 8 torr. In yet another embodiment of the invention, the substrate temperature during the deposition process can be fixed at 400° C. or 350° C. In an even further embodiment of the invention, the plasma can be generated using either a low frequency radio frequency (LFRF) plasma source at 100 MHz or a high frequency radio frequency HFRF plasma source at 13.56 GHz. The process pressure, substrate temperature and power used in generating the plasma are exemplary and other conditions are possible provided the selected conditions are capable of forming adisposable absorber 26 having the properties mentioned above. - The
disposable absorber 26 is a conformal film or coating that follows the topography of the underlying material layers of thememory device 22 and has a vertical thickness that is nearly the same as the lateral thickness. The conformality of thedisposable absorber 26 provides better transfer of heat to thememory device 22 without adversely impacting the first electricallyconductive structures 16 embedded in the first interconnectdielectric material layer 12 during a subsequently performed localized heating of thedisposable absorber 26. - Referring now to
FIG. 7 , there is illustrated the exemplary structure ofFIG. 6 after performing an anneal to predominately heat thedisposable absorber 26 locally and to activate thememory device 22, and removing thedisposable absorber 26 after transferring of the heat from the locally heateddisposable absorber 26 to thememory device 22. The term “to predominately heat thedisposable absorber 26 locally” denotes that the anneal mainly (90% or greater) heats thedisposable absorber 26, while minimizing the heating of other portions of the structure. Examples of anneals that may be employed include a nanosecond to millisecond flash anneal, a laser anneal, or a microwave anneal. The anneal, which is used to active elements (such as, the element(s) of the memory device 22) of the exemplary structure through transfer of heat from the locally heateddisposable absorber 26, may be performed at a temperature of 400° C.-1000° C. or greater. The conditions for each anneal are well known to those skilled in the art and due to thedisposable absorber 26 are not limited in the present application. In one example, and when a flash anneal is employed, the flash anneal quickly heats thedisposable absorber 26 locally to a temperature of 400° C.-1000° C. or greater. In another example, and when a laser anneal is employed, the laser anneal includes any laser that can heat thedisposable absorber 26 locally to a temperature of 400° C.-1000° C. or greater. In a further example, and when a microwave anneal is employed, the microwave anneal includes any microwave emitter source that can heat thedisposable absorber 26 locally to a temperature of 400° C.-1000° C. or greater. - The
disposable absorber 26 is removed after heating of thedisposable absorber 26 locally and activation of thememory device 22 through heat transfer have performed. Thedisposable absorber 26 may be removed utilizing a stripping process such as, for example, plasma oxygen ashing and/or N2/H2 stripping and NH3 etching. - Referring now to
FIG. 8 , there is illustrated the exemplary structure ofFIG. 7 after forming an upper interconnect level containing a plurality of second electricallyconductive structures dielectric material layer 28. - The second interconnect
dielectric material layer 28 may include one of the dielectric materials mentioned above for the first interconnectdielectric material layer 12. In one embodiment, second interconnectdielectric material layer 28 is composed of a same dielectric material as the first interconnectdielectric material layer 12. In another embodiment, the second interconnectdielectric material layer 28 is composed of a different dielectric material than the first interconnectdielectric material layer 12. The second interconnectdielectric material layer 28 may be formed by utilizing one of the deposition processes mentioned above in forming the first interconnectdielectric material layer 12. The second interconnectdielectric material layer 28 may have a thickness within the thickness range mentioned above for the firstdielectric material layer 12. - Openings are then formed into the second dielectric material layer 44 and the
dielectric capping layer 24. The openings can be formed by lithography and etching. At least one of the openings physically exposes a topmost surface of thememory device 22 in thememory device area 102, while another of the openings contacts themetal capping layer 18 in thenon-memory device area 100. A diffusion barrier material (not shown) and/or an electrically conductive metal or metal alloy layer (not shown) is then formed on the physically exposed topmost surface of the second interconnectdielectric material layer 28 and within the openings. By way of one example and in the illustrated embodiment, only the electrically conductive metal or metal alloy layer is formed into the openings. - The diffusion barrier material layer may include one of the diffusion barrier materials mentioned above for
diffusion barrier liner 14. In one embodiment, diffusion barrier material layer is composed of a same diffusion barrier material asdiffusion barrier liner 14. In another embodiment, diffusion barrier material layer is composed of a different diffusion barrier material thandiffusion barrier liner 14. The diffusion barrier material layer may be deposited utilizing one of the deposition processes mentioned above in formingdiffusion barrier liner 14. The diffusion barrier material layer may have a thickness within the thickness range mentioned above fordiffusion barrier liner 14. - The electrically conductive metal or metal alloy layer may include one of the electrically conductive metals or metal alloys mentioned above for the first electrically
conductive structures 16. In one embodiment, the electrically conductive metal or metal alloy layer is composed of a same electrically conductive metal or metal alloy as the first electricallyconductive structures 16. In another embodiment, the electrically conductive metal or metal alloy layer is composed of a different electrically conductive metal or metal alloy than the first electricallyconductive structures 16. The electrically conductive metal or metal alloy layer may be deposited utilizing one of the deposition processes mentioned above in forming the first electricallyconductive structures 16. - Following the deposition of the diffusion barrier material layer and/or the electrically conductive metal or metal alloy, a planarization process such as, for example, chemical mechanical polishing, can be employed to form the structure shown in
FIG. 8 . InFIG. 8 , the electrically conductive metal or metal alloy that remains in each of the openings in the second interconnectdielectric material layer 28 after planarization is referred to as a second electricallyconductive structure conductive structure 30A is present in thenon-memory device area 100 of the structure, while the second electricallyconductive structure 30B is present in thememory device area 102 of the structure. If present, the diffusion barrier material layer that remains in the openings in the second interconnectdielectric material layer 28 may be referred to as a second diffusion barrier liner; inFIG. 8 the second diffusion barrier liner has been omitted. - Although the
disposable absorber 26 is described and illustrated for use with embedded BEOL memory devices, thedisposable absorber 26 may be used when other non-memory devices such, as for example, metal-insulator-metal (MIM) capacitors that are buried within one of the interconnect levels of an interconnect structure. - While the present application has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the spirit and scope of the present application. It is therefore intended that the present application not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.
Claims (17)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/033,384 US10541151B1 (en) | 2018-07-12 | 2018-07-12 | Disposable laser/flash anneal absorber for embedded neuromorphic memory device fabrication |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/033,384 US10541151B1 (en) | 2018-07-12 | 2018-07-12 | Disposable laser/flash anneal absorber for embedded neuromorphic memory device fabrication |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200020542A1 true US20200020542A1 (en) | 2020-01-16 |
US10541151B1 US10541151B1 (en) | 2020-01-21 |
Family
ID=69139608
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/033,384 Expired - Fee Related US10541151B1 (en) | 2018-07-12 | 2018-07-12 | Disposable laser/flash anneal absorber for embedded neuromorphic memory device fabrication |
Country Status (1)
Country | Link |
---|---|
US (1) | US10541151B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11145663B2 (en) * | 2018-12-18 | 2021-10-12 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method for fabricating a ferroelectric memory and method for co-fabrication of a ferroelectric memory and of a resistive memory |
WO2023149917A1 (en) * | 2022-02-02 | 2023-08-10 | Western Digital Technologies, Inc. | Method of making ovonic threshold switch selectors using microwave annealing |
DE102021112100B4 (en) | 2021-01-28 | 2024-04-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | METAL STRUCTURE DEVICE AND MANUFACTURING METHOD |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5538915A (en) | 1992-06-05 | 1996-07-23 | The Regents Of The University Of California | Process for forming synapses in neural networks and resistor therefor |
US6635541B1 (en) | 2000-09-11 | 2003-10-21 | Ultratech Stepper, Inc. | Method for annealing using partial absorber layer exposed to radiant energy and article made with partial absorber layer |
US7884349B2 (en) * | 2002-08-02 | 2011-02-08 | Unity Semiconductor Corporation | Selection device for re-writable memory |
US7115479B2 (en) | 2002-11-26 | 2006-10-03 | Intel Corporation | Sacrificial annealing layer for a semiconductor device and a method of fabrication |
US7642205B2 (en) | 2005-04-08 | 2010-01-05 | Mattson Technology, Inc. | Rapid thermal processing using energy transfer layers |
US7871943B2 (en) | 2008-02-12 | 2011-01-18 | Qimonda Ag | Method of making transistor gates with controlled work function |
US20100013036A1 (en) | 2008-07-16 | 2010-01-21 | Carey James E | Thin Sacrificial Masking Films for Protecting Semiconductors From Pulsed Laser Process |
US20110254138A1 (en) | 2010-04-15 | 2011-10-20 | International Business Machines Corporation | Low-temperature absorber film and method of fabrication |
US20120190216A1 (en) | 2011-01-20 | 2012-07-26 | International Business Machines Corporation | Annealing techniques for high performance complementary metal oxide semiconductor (cmos) device fabrication |
US9085045B2 (en) | 2011-11-04 | 2015-07-21 | Tokyo Electron Limited | Method and system for controlling a spike anneal process |
WO2013094169A1 (en) * | 2011-12-19 | 2013-06-27 | パナソニック株式会社 | Non-volatile storage device and manufacturing method thereof |
US9349609B2 (en) | 2014-03-31 | 2016-05-24 | Globalfoundries Inc. | Semiconductor process temperature optimization |
US20160005749A1 (en) | 2014-07-01 | 2016-01-07 | Qualcomm Incorporated | Series ferroelectric negative capacitor for multiple time programmable (mtp) devices |
US9859121B2 (en) | 2015-06-29 | 2018-01-02 | International Business Machines Corporation | Multiple nanosecond laser pulse anneal processes and resultant semiconductor structure |
-
2018
- 2018-07-12 US US16/033,384 patent/US10541151B1/en not_active Expired - Fee Related
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11145663B2 (en) * | 2018-12-18 | 2021-10-12 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method for fabricating a ferroelectric memory and method for co-fabrication of a ferroelectric memory and of a resistive memory |
DE102021112100B4 (en) | 2021-01-28 | 2024-04-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | METAL STRUCTURE DEVICE AND MANUFACTURING METHOD |
WO2023149917A1 (en) * | 2022-02-02 | 2023-08-10 | Western Digital Technologies, Inc. | Method of making ovonic threshold switch selectors using microwave annealing |
Also Published As
Publication number | Publication date |
---|---|
US10541151B1 (en) | 2020-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102636173B1 (en) | Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures | |
US6677254B2 (en) | Processes for making a barrier between a dielectric and a conductor and products produced therefrom | |
US11587829B2 (en) | Doping control of metal nitride films | |
TWI322487B (en) | Method for fabricating capacitor in semiconductor device | |
US10541151B1 (en) | Disposable laser/flash anneal absorber for embedded neuromorphic memory device fabrication | |
US10177088B2 (en) | Electrical antifuse having solid core | |
US7071053B2 (en) | Method of forming capacitor with ruthenium top and bottom electrodes by MOCVD | |
US11282788B2 (en) | Interconnect and memory structures formed in the BEOL | |
US20180358545A1 (en) | Silicon Oxynitride Based Encapsulation Layer for Magnetic Tunnel Junctions | |
Zschech et al. | Materials for information technology: devices, interconnects and packaging | |
US11069611B2 (en) | Liner-free and partial liner-free contact/via structures | |
US7772014B2 (en) | Semiconductor device having reduced single bit fails and a method of manufacture thereof | |
KR100772531B1 (en) | Method for fabricating capacitor | |
JP4643196B2 (en) | Deposition method of metal compound film | |
KR100406546B1 (en) | Method for fabricating capacitor | |
US10833148B2 (en) | Leakage current reduction in stacked metal-insulator-metal capacitors | |
US20220367604A1 (en) | Method and system for forming metal-insulator-metal capacitors | |
US11164878B2 (en) | Interconnect and memory structures having reduced topography variation formed in the BEOL | |
KR100761406B1 (en) | Method for fabricating capacitor with tantalum oxide | |
CN114040992A (en) | Heavy hydrogen containing membranes | |
KR20030000655A (en) | A fabricating method of capacitor | |
KR20030003326A (en) | Method for fabricating capacitor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, KAM-LEUNG;NEUMAYER, DEBORAH A.;NGUYEN, SON;AND OTHERS;SIGNING DATES FROM 20180707 TO 20180709;REEL/FRAME:046329/0500 Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, KAM-LEUNG;NEUMAYER, DEBORAH A.;NGUYEN, SON;AND OTHERS;SIGNING DATES FROM 20180707 TO 20180709;REEL/FRAME:046329/0500 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20240121 |