US20200006308A1 - Manufacturing method of package on package structure - Google Patents
Manufacturing method of package on package structure Download PDFInfo
- Publication number
- US20200006308A1 US20200006308A1 US16/059,052 US201816059052A US2020006308A1 US 20200006308 A1 US20200006308 A1 US 20200006308A1 US 201816059052 A US201816059052 A US 201816059052A US 2020006308 A1 US2020006308 A1 US 2020006308A1
- Authority
- US
- United States
- Prior art keywords
- package
- manufacturing
- conductive bumps
- vias
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0688—Integrated circuits having a three-dimensional layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
- H01L2221/68331—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding of passive members, e.g. die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68372—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support a device or wafer when forming electrical connections thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02372—Disposition of the redistribution layers connecting to a via connection in the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02373—Layout of the redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1041—Special adaptations for top connections of the lowermost container, e.g. redistribution layer, integral interposer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Definitions
- 3D ICs In an attempt to further increase circuit density, three-dimensional (3D) ICs have been investigated.
- 3D ICs In a typical formation process of a 3D IC, two dies are bonded together and electrical connections are formed between each die and contact pads on a substrate. For example, one attempt involved bonding two dies on top of each other. The stacked dies were then bonded to a carrier substrate and wire bonds electrically coupled contact pads on each die to contact pads on the carrier substrate.
- FIG. 1 to FIG. 13 illustrate cross sectional views of intermediate stages in the manufacturing of a package on package structure according to some exemplary embodiments of the present disclosure.
- FIG. 14 illustrates a cross sectional view of a conductive bump of a package on package structure according to some exemplary embodiments of the present disclosure.
- FIG. 15 illustrates a cross sectional view of a deformed conductive bump of a package on package structure according to some exemplary embodiments of the present disclosure.
- FIG. 16 illustrates a schematic top view of a deformed conductive bump of a package on package structure according to some exemplary embodiments of the present disclosure.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- testing structures may be included to aid in the verification testing of the 3D packaging or 3DIC devices.
- the testing structures may include, for example, test pads formed in a redistribution layer or on a substrate that allows the testing of the 3D packaging or 3DIC, the use of probes and/or probe cards, and the like.
- the verification testing may be performed on intermediate structures as well as the final structure.
- the structures and methods disclosed herein may be used in conjunction with testing methodologies that incorporate intermediate verification of known good dies to increase the yield and decrease costs.
- FIG. 1 to FIG. 13 illustrate cross sectional views of intermediate stages in the manufacturing of a package on package structure according to some exemplary embodiments of the present disclosure. It is noted that the present disclosure will be described with respect to some embodiments in a specific context, namely a package on package structure. The concepts in the disclosure may also apply, however, to other semiconductor structures or circuits.
- a semiconductor package applicable for a package on package structure, a package on package structure and the method of forming the package on package structure are provided in accordance with various embodiments.
- the intermediate stages of forming the package on package structure are illustrated in accordance with some embodiments. The variations of the embodiments are discussed. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements.
- the intermediate stages of forming the package on package structure as shown in FIG. 13 are described as follows.
- a carrier substrate 300 is provided, and an adhesive layer 310 may be disposed on the carrier substrate 300 .
- the carrier substrate 300 may include, for example, silicon based materials, such as glass, ceramics or silicon oxide, or other materials, such as aluminum oxide, combinations of any of these materials, or the like.
- the carrier substrate 300 is planar in order to accommodate an attachment of semiconductor devices such as a semiconductor devices 110 / 110 ′ (not illustrated in FIG. 1 but illustrated and discussed below with respect to FIG. 2 and FIG. 4 ).
- the adhesive layer 310 may be placed on the carrier substrate 300 in order to assist in the adherence of overlying structures (e.g. the redistribution structure 170 ).
- the adhesive layer 310 may include an ultra-violet glue, which reduces or loses its adhesive properties when exposed to ultra-violet light.
- other types of adhesives such as pressure sensitive adhesives, radiation curable adhesives, light to heat conversion release coating (LTHC), epoxies, combinations of these, or the like, may also be used.
- the adhesive layer 310 may be placed onto the carrier substrate 300 in a semi-liquid or gel form, which is readily deformable under pressure.
- a first package (e.g. the first package 100 as shown in FIG. 6 ) may be formed on the carrier substrate 300 , or on the adhesive layer 310 (if any).
- the first package 100 is an Integrated Fan-Out (InFO) package, although any suitable packages may alternatively be used.
- the first package 100 includes a reconstructed wafer (e.g. the reconstructed wafer 105 as shown in FIG. 6 ) and a plurality of conductive bumps (e.g. the conductive bumps 180 as shown in FIG. 6 ) disposed on a first side of the reconstructed wafer.
- the reconstructed wafer includes a plurality of semiconductor devices 110 encapsulated by an encapsulating material 120 .
- the formation of the first package 100 may include the following steps.
- a (second) redistribution structure 170 may be optionally formed on the carrier substrate 300 , or on the adhesive layer 310 (if any).
- the redistribution structure 170 may include at least one insulating layer.
- the insulating layer may be placed over the adhesive layer 310 and is utilized in order to provide protection to, e.g., the semiconductor devices 110 / 110 ′ once the semiconductor devices 110 / 110 ′ have been attached.
- the insulating layer may be polybenzoxazole (PBO), although any suitable material, such as polyimide or a polyimide derivative, may alternatively be utilized.
- the insulating layer may be placed using, e.g., a spin-coating process to a thickness of between about 2 ⁇ m and about 15 ⁇ m, such as about 5 ⁇ m, although any suitable method and thickness may alternatively be used.
- the redistribution structure 170 may further include a circuit layer for electrically connecting the semiconductor devices 110 / 110 ′ once the semiconductor devices 110 / 110 ′ have been attached.
- a plurality of through vias 130 are provided on the carrier substrate 300 , and the through vias 130 surrounds at least one device area where the semiconductor devices 110 / 110 ′ to be disposed.
- the through vias 130 are formed on and electrically connected to the redistribution structure 170 located on the carrier substrate 300 , but the disclosure is not limited thereto. In other embodiments, the through vias 130 may be pre-formed, and are then placed on the carrier substrate 300 .
- the formation of the through vias 130 may include the following steps.
- a seed layer may be formed over the redistribution structure 170 .
- the seed layer is a thin layer of a conductive material that aids in the formation of a thicker layer during subsequent processing steps.
- the seed layer may include a layer of titanium about 1,000 ⁇ thick followed by a layer of copper about 5,000 ⁇ thick.
- the seed layer may be created using processes such as sputtering, evaporation, or PECVD processes, depending upon the desired materials.
- a photoresist is formed over the seed layer.
- the photoresist may be placed on the seed layer using, e.g. a spin coating technique.
- the photoresist may then be patterned by exposing the photoresist to a patterned energy source (e.g. a patterned light source), thereby inducing a physical change in those portions of the photoresist exposed to the patterned light source.
- a developer is then applied to the exposed photoresist to take advantage of the physical changes and selectively remove either the exposed portion of the photoresist or the unexposed portion of the photoresist, depending upon the desired pattern.
- the pattern formed into the photoresist is a pattern for the through vias 130 .
- the through vias 130 are formed in such a placement as to be located on different sides of subsequently attached semiconductor devices 110 / 110 ′. In other words, the semiconductor devices 110 / 110 ′ are surrounded by the through vias 130 . However, any suitable arrangement for the pattern of through vias 130 may alternatively be utilized.
- the through vias 130 are formed in the photoresist.
- the through vias 130 include one or more conductive materials, such as copper, tungsten, other conductive metals, or the like, and may be formed, for example, by electroplating, electroless plating, or the like. In an embodiment, an electroplating process is used for plating the exposed conductive areas of the seed layer within the opening of the photoresist.
- the photoresist may be removed using a suitable removal process.
- a plasma ashing process may be used to remove the photoresist, whereby the temperature of the photoresist 301 may be increased until the photoresist experiences a thermal decomposition and may be removed.
- any other suitable process such as a wet strip, may alternatively be utilized. The removal of the photoresist may expose the underlying portions of the seed layer.
- the exposed portions of the seed layer may be removed by, for example, a wet or dry etching process.
- a wet or dry etching process reactants may be directed towards the seed layer, using the through vias 130 as masks.
- etchants may be sprayed or otherwise put into contact with the seed layer in order to remove the exposed portions of the seed layer.
- a portion of the redistribution structure 170 is exposed between the through vias 130 . At this point, the formation of the through vias 130 is substantially done.
- At least one semiconductor device 110 ′ may be provided on the carrier substrate 300 and within or between the through vias 130 .
- the semiconductor devices 110 ′ may include at least one semiconductor device set (multiple semiconductor device sets are illustrated, but not limited thereto), and each of the semiconductor device sets may include a first semiconductor device 110 a ′ and a second semiconductor device 110 a ′.
- the first semiconductor device 110 a ′ and the second semiconductor device 110 a ′ are electrically connected through, e.g., a (first) redistribution structure 140 (not illustrated in FIG. 2 but illustrated and discussed below with respect to FIG.
- first semiconductor device 110 a ′ and the second semiconductor device 110 b ′ may be attached to the carrier substrate 300 (or the redistribution structure 170 ) using, e.g. an adhesive material, although any suitable method of attachment may alternatively be utilized.
- the through vias 130 may surround each set of the semiconductor devices 110 ′.
- the semiconductor devices 110 ′ may be logic device dies including logic circuits therein.
- the semiconductor devices 110 ′ are dies that are designed for mobile applications, and may include a Power Management Integrated Circuit (PMIC) die and a Transceiver (TRX) die, for example. It is noted that more or less semiconductor devices 110 ′ may be placed over the carrier substrate 300 and level with one another.
- PMIC Power Management Integrated Circuit
- TRX Transceiver
- each of the semiconductor devices 110 ′ may include a substrate 112 , a plurality of active devices (not shown), a plurality of contact pads 113 , at least one dielectric layer 116 ′, and a plurality of conductive vias 114 .
- the conductive vias 114 (such as copper vias) may be formed on an active surface (e.g. the top surface) of the semiconductor devices 110 ′ and electrically coupled to the contact pads 113 on the substrate 112 .
- the substrate 112 may include bulk silicon, doped or undoped, or an active layer of a silicon-on-insulator (SOI) substrate.
- SOI silicon-on-insulator
- an SOI substrate includes a layer of a semiconductor material such as silicon, germanium, silicon germanium, SOI, silicon germanium on insulator (SGOI), or combinations thereof.
- Other substrates that may be used include multi-layered substrates, gradient substrates, or hybrid orientation substrates.
- the active devices includes a wide variety of active devices and passive devices such as capacitors, resistors, inductors and the like that may be used to generate the desired structural and functional requirements of the design for the semiconductor devices 110 ′.
- the active devices may be formed using any suitable methods either within or else on the substrate 112 .
- the dielectric layer 116 ′ may be formed on the active surface of the semiconductor devices 110 ′, and may cover the top surfaces of the conductive vias 114 . In other embodiments, the top surface of the dielectric layer 116 ′ may be substantially level with the top surfaces of the conductive vias 114 . Alternatively, the dielectric layer 116 ′ may be omitted, and the conductive vias 114 protrude from the active surface of the semiconductor devices 110 ′.
- the dielectric layer 116 ′ may be made of one or more suitable dielectric materials such as silicon oxide, silicon nitride, low-k dielectrics such as carbon doped oxides, extremely low-k dielectrics such as porous carbon doped silicon dioxide, combinations of these, or the like.
- the dielectric layer 116 ′ may be formed through a process such as chemical vapor deposition (CVD), although any suitable process may be utilized.
- the top ends of the through vias 130 may be substantially level with the top surfaces of the conductive vias 114 . In other embodiments, the top ends of the through vias 130 may be substantially higher than the top surfaces of the conductive vias 114 . Alternatively, the top ends of the through vias 130 may be substantially lower than the top surfaces of the conductive vias 114 but substantially higher than the bottom surfaces of the conductive vias 114 .
- the semiconductor devices 110 ′ and the through vias 130 on the carrier substrate 300 are encapsulated by an encapsulating material 120 ′.
- the encapsulating material 120 ′ is formed on the carrier substrate 300 to encapsulate the through vias 130 and the semiconductor devices 110 ′.
- the encapsulating material 120 ′ fills the gaps between the semiconductor devices 110 ′ and the through vias 130 , and may be in contact with the redistribution structure 170 .
- the encapsulating material 120 ′ may include a molding compound resin such as polyimide, PPS, PEEK, PES, a heat resistant crystal resin, combinations of these, or the like.
- the encapsulation of the semiconductor devices 110 ′ and the through vias 130 may be performed in a molding device (not individually illustrated in FIG. 3 ).
- the encapsulating material 120 ′ may be placed within a molding cavity of the molding device, or else may be injected into the molding cavity through an injection port.
- the encapsulating material 120 ′ may be cured in order to harden the encapsulating material 120 ′ for optimum protection. Additionally, initiators and/or catalysts may be included within the encapsulating material 120 ′ to better control the curing process.
- a top surface of the encapsulating material 120 ′ may be higher than the top ends of the through vias 130 and the top surface of the dielectric layer 116 ′. Namely, the encapsulating material 120 ′ covers the top ends of the through vias 130 and the top surface of the dielectric layer 116 ′.
- a thinning process may be performed on the encapsulating material 120 ′ (and the dielectric layer 116 ′) to reveal the top ends of the through vias 130 and the top surfaces of the conductive vias 114 for further processing.
- the thinning process may be, for example, a mechanical grinding or CMP process whereby chemical etchants and abrasives are utilized to react and grind away the encapsulating material 120 ′, the semiconductor device 110 ′ until the through vias 130 , the conductive vias 114 have been revealed.
- the resulting structure is shown in FIG. 4 .
- the top ends of the through vias 130 are substantially level with the top surfaces of the conductive vias 114 , and are substantially level with the top surface of the encapsulating material 120 and the top surface of the dielectric layer 116 as shown in FIG. 4 .
- the CMP process described above is presented as one illustrative embodiment, it is not intended to be limiting to the embodiments. Any other suitable removal process may alternatively be used to thin the encapsulating material 120 , the semiconductor device 110 and expose the through vias 130 .
- a series of chemical etches may alternatively be utilized. This process and any other suitable process may alternatively be utilized to thin the encapsulating material 120 , the semiconductor device 110 and the through vias 130 , and all such processes are fully intended to be included within the scope of the embodiments.
- the resultant structure including the semiconductor devices 110 (including the first semiconductor devices 110 a and second semiconductor devices 110 b as shown in FIG. 4 ), the through vias 130 and the encapsulating material 120 as shown in FIG. 4 is referred to as encapsulated semiconductor device 101 , which may have a wafer form in the process. Accordingly, in the encapsulated semiconductor device 101 , the semiconductor devices 110 are disposed at the die area, the through vias 130 extend through the encapsulated semiconductor device 101 outside of the die area, and the encapsulating material 120 encapsulates the semiconductor devices 110 and the through vias 130 . In other words, the encapsulating material 120 encapsulates the semiconductor devices 110 therein, and the through vias 130 extends through the encapsulating material 120 .
- a first redistribution structure 140 is formed on a first side of the encapsulated semiconductor device 101 .
- the first redistribution structure 140 is electrically connected to the semiconductor devices 110 and the through vias 130 .
- the first redistribution structure 140 are formed over the encapsulated semiconductor device 101 (including the encapsulating material 120 and the semiconductor devices 110 ) to connect to the conductive vias 114 of the semiconductor devices 110 and the through vias 130 .
- the first redistribution structure 140 may also interconnect the conductive vias 114 and the through vias 130 .
- the first redistribution structure 140 may be formed by, for example, depositing conductive layers, patterning the conductive layers to form redistribution circuits 142 , partially covering the redistribution circuits 142 and filling the gaps between the redistribution circuits 142 with dielectric layers 143 , etc.
- the material of the redistribution circuits 142 may include a metal or a metal alloy including aluminum, copper, tungsten, and/or alloys thereof.
- the dielectric layers 143 may be formed of dielectric materials such as oxides, nitrides, carbides, carbon nitrides, combinations thereof, and/or multi-layers thereof.
- the redistribution circuits 142 are formed in the dielectric layers 143 and electrically connected to the device die 110 and the through vias 130 .
- the second redistribution structure 170 is located on a second side of the encapsulated semiconductor device 101 opposite to the first side where the first redistribution structure 140 is disposed. Namely, the first redistribution structure 140 and the second redistribution structure 170 are respectively disposed on two opposite sides of the encapsulated semiconductor device 101 .
- the resultant structure including the first redistribution structure 140 , the encapsulated semiconductor device 101 (and the second redistribution structure 170 ) as shown in FIG. 5 is referred to as a reconstructed wafer 105 , which has a wafer form in the process.
- a plurality of conductive bumps 180 are disposed on the first redistribution structure 140 .
- the conductive bumps 180 are disposed on a side of the reconstructed wafer 105 .
- an Under Bump Metallurgy (UBM) layer 182 may be formed on the first redistribution structure 140 by sputtering, evaporation, or electroless plating, etc., and the conductive bumps 180 may be disposed on the UBM layer 182 .
- at least one Integrated Passive Device (IPD) may also be disposed on the first redistribution structure 140 in accordance with some exemplary embodiments.
- IPD Integrated Passive Device
- the formation of the conductive bumps 180 may include placing solder balls on the UBM layer 182 (or on the first redistribution structure 140 ), and then reflowing the solder balls.
- the formation of the conductive bumps 180 may include performing a plating process to form solder regions on the UBM layer 182 (or on the first redistribution structure 140 ), and then reflowing the solder regions.
- the IPD may be fabricated using standard wafer fabrication technologies such as thin film and photolithography processing, and may be mounted on the UBM layer 182 (or on the first redistribution structure 140 ) through, for example, flip-chip bonding or wire bonding, etc.
- the resultant structure including the first redistribution structure 140 , the encapsulated semiconductor device 101 , the second redistribution structure 170 , and the conductive bumps 180 as shown in FIG. 6 is referred to as the first package 100 , which may have a wafer form in the process.
- FIG. 14 illustrates a cross sectional view of a conductive bump of a package on package structure according to some exemplary embodiments of the present disclosure.
- the first package 100 with the carrier substrate 300 may be flipped over and disposed on a tape carrier 400 by attaching the conductive bumps 180 to the tape carrier 400 .
- the tape carrier 400 bearing first package 100 with the carrier substrate 300 may further include a frame structure 410 , which may be a metal ring intended to provide support and stability for the structure during the sequential process.
- the tape carrier 400 is made of, for example, polymer material with flexibility.
- a young's modulus of the tape carrier 400 is substantially smaller than 10 Mpa, and a glass transition temperature (Tg) of the tape carrier 400 is substantially smaller than a room temperature.
- Tg glass transition temperature
- the carrier substrate 300 is de-bonded from the first package 100 on the tape carrier 400 .
- the carrier substrate 300 may be de-bonded using, for example, a thermal process to alter the adhesive properties of the adhesive layer 310 .
- an energy source such as an ultraviolet (UV) laser, a carbon dioxide (CO2) laser, or an infrared (IR) laser, is utilized to irradiate and heat the adhesive layer 310 until the adhesive layer 310 loses at least some of its adhesive properties.
- UV ultraviolet
- CO2 carbon dioxide
- IR infrared
- the second redistribution structure 170 may be revealed.
- a grinding process may be performed to lightly grind the encapsulating material 120 , the back surface of semiconductor device 110 and the bottom ends of the through vias 130 . In other embodiments, the grinding process may be skipped.
- a patterned dielectric layer 160 may be formed on the reconstructed wafer 105 in order to provide protection and isolation for the second redistribution structure 170 and the other underlying structures.
- the patterned dielectric layer 160 may be polybenzoxazole (PBO), although any suitable material, such as polyimide or a polyimide derivative may alternatively be utilized.
- PBO polybenzoxazole
- the patterned dielectric layer 160 may be formed by placing a dielectric layer using, e.g. a spin-coating process, and then patterning the dielectric layer to form a plurality of openings 162 revealing a plurality of electrical contacts of the reconstructed wafer 105 (e.g. electrical contacts 172 of the second redistribution structure 170 ).
- the openings 162 may be formed using a suitable photolithographic mask and etching process, although any suitable process may be used.
- a plurality of solder materials 165 are formed in the openings 162 .
- the solder materials 165 are formed using a screen printing process. For example, a screen frame is placed over the printing surface (e.g. the second redistribution structure 170 ) and the solder materials 165 is deposited onto the screen frame. Then, a flexible squeegee, or the like, may be driven across the screen frame to push the solder materials 165 through openings of the screen frame.
- any suitable process to provide the solder materials 165 in the openings 162 may be used.
- At least one second package 200 (multiple second packages 200 are illustrated herein) is mounted on the first package 100 through a plurality of electrical terminals 210 .
- the second packages 200 are used to work in conjunction with the first semiconductor devices 110 (including the first semiconductor devices 110 a and the second semiconductor devices 110 b as shown in FIG. 4 ) respectively in order to provide the desired functionality to the end user.
- the first package 100 having one set of the semiconductor devices 110 therein e.g. including one first semiconductor device 110 a and one second semiconductor devices 110 b
- one second package 200 may be mounted on the first package 100 .
- the second package 200 may include a semiconductor device such as a memory device that may be used to provide stored data to the semiconductor device 110 .
- the semiconductor device 110 may include a memory control module (not illustrated) that provides a control functionality to the memory device of the second package 200 in addition to other functionalities provided by the semiconductor device 110 .
- the second package 200 may include its own memory control module.
- the second packages 200 are mounted on the first package 100 by initially aligning the electrical terminals 210 with the openings of the patterned dielectric layer 160 and placing the electrical terminals 210 in physical contact with the solder materials 165 . Thereby, the second packages 200 are electrically connected to the solder material 165 . Once in contact, the electrical terminals 210 may be bonded to the first package 100 using a process such as a thermo-compression bonding process. Any suitable method of bonding may alternatively be utilized to bond the second packages 200 to the first package 100 .
- the conductive bumps 180 With the high temperature of the thermo-compression bonding process (including reflowing process) while pressing the conductive bumps 180 against the tape carrier 400 with flexibility, the conductive bumps 180 are deformed into a plurality of deformed conductive bumps 180 ′ as shown in FIG. 11 .
- the resultant structure including the first package in a wafer form 100 and the second packages 200 mounted thereon as shown in FIG. 11 is referred to as a package on wafer structure 10 ′, which have a wafer form in the process.
- FIG. 15 illustrates a cross sectional view of a deformed conductive bump of a package on package structure according to some exemplary embodiments of the present disclosure.
- FIG. 16 illustrates a schematic top view of a deformed conductive bump of a package on package structure according to some exemplary embodiments of the present disclosure.
- each of the deformed conductive bumps 180 ′ includes a tip portion 182 and a base portion 184 .
- the base portion 184 is connected to the first redistribution structure 140
- the tip portion 182 is connected to the base portion 184 .
- the tip portion 182 and the base portion 184 are directly connected to each other and integrally formed.
- each of the deformed conductive bumps 180 ′ undergoes a curvature change between the tip portion 182 and the base portion 184 .
- This curvature change can be a gradual change, but, in other embodiments, the curvature change can be a sharper change. From a top view of the deformed conductive bump 180 ′ shown in FIG. 16 , it can be seen that the deformed conductive bump 180 ′ is not in a uniform dome shape.
- a thickness T 1 of the tape carrier 400 is substantially greater than 20% of a height H 1 of each deformed conductive bump 180 ′, and the thickness T 1 of the tape carrier 400 is substantially smaller than 80% of the height H 1 of each deformed conductive bump 180 ′, i.e. 20% H 1 ⁇ T 1 ⁇ 80% H 1 .
- a ratio of the thickness T 1 of the tape carrier 400 to a height h 1 of the tip portion 182 may substantially range from 50% to 150%.
- the height h 1 of the tip portion 182 is substantially smaller than a height h 2 of the base portion 184 .
- a curvature of the base portion 184 is substantially smaller than a curvature of the tip portion 182 .
- the curvature measures how fast the unit tangent vector to the curve rotates. That is to say, in some embodiments, the unit tangent vector to the curve of the base portion 184 changes slightly less than that of the tip portion 182 . In other words, the curve of the tip portion 182 may undergo a tighter turn.
- a maximum diameter D 1 of the tip portion 182 is substantially smaller than a maximum diameter D 2 of the base portion 184 .
- a ratio of the maximum diameter D 1 of the tip portion 182 to the maximum diameter D 2 of the base portion 184 substantially ranges from 50% to 90%.
- the first package 100 can be fixed onto the tape carrier 400 in a more firm and stable manner, so as to improve yield rate of bonding process performed on the package on wafer structure 10 ′.
- the tape carrier 400 provides reliable protection to the deformed conductive bump 180 ′ by embracing at least a part of the deformed conductive bump 180 ′ during the bonding process and subsequent process such as singularizing process.
- each of the singularized first package may include one of the first semiconductor devices 110 a and one of the second semiconductor devices 110 b .
- the singularizing process may be performed by using a saw blade 500 to slice through the reconstructed wafer 105 of the first package 100 .
- one section e.g. include one of the first semiconductor devices 110 a and one of the second semiconductor devices 110 b
- Each of the package on package structures 10 includes a first package 100 ′ with the second package 200 bonded to the first package 100 ′.
- utilizing a saw blade to singularize the package on wafer structure 10 ′ is merely one illustrative embodiment and is not intended to be limiting.
- Alternative methods for singularizing the package on wafer structure 10 ′ such as utilizing one or more etches to separate the package on wafer structure 10 ′ and form the package on package structures 10 , may alternatively be utilized. These methods and any other suitable methods may alternatively be utilized for singularizing process.
- the plurality of package on package structures 10 are separated from the tape carrier 400 by an apparatus including a plurality of poker pins 600 poking under the tape carrier 400 .
- each of the poker pins 600 lies in a plane common to the remaining poker pins 600 .
- the plurality of package on package structures 10 along with the tape carrier 400 are placed on the apparatus, so the poker pins 600 are configured to poke on the back surface of the tape carrier 400 .
- vacuum conditions may be created between the poker pins 600 , and pulls at least portions of tape carrier 400 toward the poker pins 600 and thus reduce the contact area between the package on package structures 10 and the tape carrier 400 .
- the removal process may be facilitated by the application of heat to at least the tape carrier 400 such that the adherent forces between the package on package structures 10 and the tape carrier 400 are further reduced.
- the de-bonding process for de-bonding the carrier substrate 300 , the bonding and reflowing process for mounting the second package 200 onto the first package 100 , and the singularizing process are all performed on the tape carrier 400 .
- manufacturing process can be simplified, production cost can be reduced, and the productivity of the package on package structure 10 can be improved.
- by performing the bonding and reflowing process on the tape carrier 400 causing deformation of the deformed conductive bump 180 ′, the bonding strength between the tape carrier 400 and the deformed conductive bump 180 ′ is improved. Accordingly, yield rate of bonding process performed on the package on wafer structure 10 ′ is also improved.
- the tape carrier 400 provides reliable protection to the deformed conductive bump 180 ′ by embracing at least a part of the deformed conductive bump 180 ′.
- a manufacturing method of a package on package structure includes the following steps.
- a first package is provided on a tape carrier, wherein the first package includes an encapsulated semiconductor device, a first redistribution structure disposed on a first side of the encapsulated semiconductor device, and a plurality of conductive bumps disposed on the first redistribution structure and attached to the tape carrier.
- a second package is mounted on the first package through a plurality of electrical terminals by a thermo-compression bonding process, which deforms the conductive bumps into a plurality of deformed conductive bumps.
- Each of the deformed conductive bumps comprises a base portion connecting the first redistribution structure and a tip portion connecting the base portion, and a curvature of the base portion is substantially smaller than a curvature of the tip portion.
- a manufacturing method of a package on package structure includes the following steps.
- a first package is provided on a tape carrier, wherein the first package comprises a reconstructed wafer and a plurality of conductive bumps disposed on a first side of the reconstructed wafer and attached to the tape carrier, and the reconstructed wafer comprising a plurality of semiconductor devices encapsulated by an encapsulating material.
- a plurality of second packages are mounted on a second side of the reconstructed wafer through a plurality of electrical terminals by a thermo-compression bonding process, which deforms the conductive bumps into a plurality of deformed conductive bumps.
- Each of the deformed conductive bumps comprises a base portion connecting the reconstructed wafer and a tip portion connecting the base portion, and a curvature of the base portion is substantially smaller than a curvature of the tip portion.
- a manufacturing method of a package on package structure includes the following steps.
- a first package is formed on a carrier substrate, wherein the first package comprises a reconstructed wafer and a plurality of conductive bumps disposed on a first side of the reconstructed wafer, and the reconstructed wafer comprising a plurality of semiconductor devices encapsulated by an encapsulating material.
- the first package with the carrier substrate is disposed on a tape carrier.
- the carrier substrate is de-bonded from the first package on the tape carrier.
- a plurality of second packages are mounted on a second side of the reconstructed wafer to form a package on wafer structure by a thermo-compression bonding process, which deforms the conductive bumps into a plurality of deformed conductive bumps through pressing the conductive bumps against the tape carrier.
- Each of the deformed conductive bumps comprises a base portion and a tip portion, and a curvature of the base portion is different from a curvature of the tip portion.
- a singularizing process is performed to the package on wafer structure on the tape carrier to form a plurality of package on package structures.
Abstract
Description
- This application claims the priority benefits of U.S. provisional application Ser. No. 62/691,628, filed on Jun. 29, 2018. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.
- Since the invention of the integrated circuit (IC), the semiconductor industry has experienced rapid growth due to continuous improvements in the integration density of various electronic components (i.e., transistors, diodes, resistors, capacitors, etc.). For the most part, this improvement in integration density has come from repeated reductions in minimum feature size, which allows more components to be integrated into a given area.
- These integration improvements are essentially two-dimensional (2D) in nature, in that the volume occupied by the integrated components is essentially on the surface of the semiconductor wafer. Although dramatic improvement in lithography has resulted in considerable improvement in 2D IC formation, there are physical limits to the density that can be achieved in two dimensions. One of these limits is the minimum size needed to make these components. Also, when more devices are put into one chip, more complex designs are required.
- In an attempt to further increase circuit density, three-dimensional (3D) ICs have been investigated. In a typical formation process of a 3D IC, two dies are bonded together and electrical connections are formed between each die and contact pads on a substrate. For example, one attempt involved bonding two dies on top of each other. The stacked dies were then bonded to a carrier substrate and wire bonds electrically coupled contact pads on each die to contact pads on the carrier substrate.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 toFIG. 13 illustrate cross sectional views of intermediate stages in the manufacturing of a package on package structure according to some exemplary embodiments of the present disclosure. -
FIG. 14 illustrates a cross sectional view of a conductive bump of a package on package structure according to some exemplary embodiments of the present disclosure. -
FIG. 15 illustrates a cross sectional view of a deformed conductive bump of a package on package structure according to some exemplary embodiments of the present disclosure. -
FIG. 16 illustrates a schematic top view of a deformed conductive bump of a package on package structure according to some exemplary embodiments of the present disclosure. - The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- In addition, terms, such as “first,” “second,” “third,” “fourth,” and the like, may be used herein for ease of description to describe similar or different element(s) or feature(s) as illustrated in the figures, and may be used interchangeably depending on the order of the presence or the contexts of the description.
- Other features and processes may also be included. For example, testing structures may be included to aid in the verification testing of the 3D packaging or 3DIC devices. The testing structures may include, for example, test pads formed in a redistribution layer or on a substrate that allows the testing of the 3D packaging or 3DIC, the use of probes and/or probe cards, and the like. The verification testing may be performed on intermediate structures as well as the final structure. Additionally, the structures and methods disclosed herein may be used in conjunction with testing methodologies that incorporate intermediate verification of known good dies to increase the yield and decrease costs.
-
FIG. 1 toFIG. 13 illustrate cross sectional views of intermediate stages in the manufacturing of a package on package structure according to some exemplary embodiments of the present disclosure. It is noted that the present disclosure will be described with respect to some embodiments in a specific context, namely a package on package structure. The concepts in the disclosure may also apply, however, to other semiconductor structures or circuits. A semiconductor package applicable for a package on package structure, a package on package structure and the method of forming the package on package structure are provided in accordance with various embodiments. The intermediate stages of forming the package on package structure are illustrated in accordance with some embodiments. The variations of the embodiments are discussed. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements. - In some embodiments, the intermediate stages of forming the package on package structure as shown in
FIG. 13 are described as follows. With reference toFIG. 1 , acarrier substrate 300 is provided, and anadhesive layer 310 may be disposed on thecarrier substrate 300. In some embodiments, thecarrier substrate 300 may include, for example, silicon based materials, such as glass, ceramics or silicon oxide, or other materials, such as aluminum oxide, combinations of any of these materials, or the like. Thecarrier substrate 300 is planar in order to accommodate an attachment of semiconductor devices such as asemiconductor devices 110/110′ (not illustrated inFIG. 1 but illustrated and discussed below with respect toFIG. 2 andFIG. 4 ). Theadhesive layer 310 may be placed on thecarrier substrate 300 in order to assist in the adherence of overlying structures (e.g. the redistribution structure 170). In an embodiment theadhesive layer 310 may include an ultra-violet glue, which reduces or loses its adhesive properties when exposed to ultra-violet light. However, other types of adhesives, such as pressure sensitive adhesives, radiation curable adhesives, light to heat conversion release coating (LTHC), epoxies, combinations of these, or the like, may also be used. Theadhesive layer 310 may be placed onto thecarrier substrate 300 in a semi-liquid or gel form, which is readily deformable under pressure. - In some embodiments, a first package (e.g. the
first package 100 as shown inFIG. 6 ) may be formed on thecarrier substrate 300, or on the adhesive layer 310 (if any). In some embodiments, thefirst package 100 is an Integrated Fan-Out (InFO) package, although any suitable packages may alternatively be used. In the present embodiment, thefirst package 100 includes a reconstructed wafer (e.g. the reconstructedwafer 105 as shown inFIG. 6 ) and a plurality of conductive bumps (e.g. theconductive bumps 180 as shown inFIG. 6 ) disposed on a first side of the reconstructed wafer. The reconstructed wafer includes a plurality ofsemiconductor devices 110 encapsulated by an encapsulatingmaterial 120. The formation of thefirst package 100 may include the following steps. - With reference now to
FIG. 1 , a (second)redistribution structure 170 may be optionally formed on thecarrier substrate 300, or on the adhesive layer 310 (if any). In some embodiments, theredistribution structure 170 may include at least one insulating layer. The insulating layer may be placed over theadhesive layer 310 and is utilized in order to provide protection to, e.g., thesemiconductor devices 110/110′ once thesemiconductor devices 110/110′ have been attached. In an embodiment, the insulating layer may be polybenzoxazole (PBO), although any suitable material, such as polyimide or a polyimide derivative, may alternatively be utilized. The insulating layer may be placed using, e.g., a spin-coating process to a thickness of between about 2 μm and about 15 μm, such as about 5 μm, although any suitable method and thickness may alternatively be used. In some embodiments, theredistribution structure 170 may further include a circuit layer for electrically connecting thesemiconductor devices 110/110′ once thesemiconductor devices 110/110′ have been attached. - Then, a plurality of through
vias 130 are provided on thecarrier substrate 300, and the throughvias 130 surrounds at least one device area where thesemiconductor devices 110/110′ to be disposed. In the present embodiment, the throughvias 130 are formed on and electrically connected to theredistribution structure 170 located on thecarrier substrate 300, but the disclosure is not limited thereto. In other embodiments, the throughvias 130 may be pre-formed, and are then placed on thecarrier substrate 300. - In the embodiment of the through
vias 130 formed on thecarrier substrate 300, the formation of the throughvias 130 may include the following steps. First, a seed layer may be formed over theredistribution structure 170. The seed layer is a thin layer of a conductive material that aids in the formation of a thicker layer during subsequent processing steps. For example, the seed layer may include a layer of titanium about 1,000 Å thick followed by a layer of copper about 5,000 Å thick. The seed layer may be created using processes such as sputtering, evaporation, or PECVD processes, depending upon the desired materials. - Then, a photoresist is formed over the seed layer. In an embodiment, the photoresist may be placed on the seed layer using, e.g. a spin coating technique. Once in place, the photoresist may then be patterned by exposing the photoresist to a patterned energy source (e.g. a patterned light source), thereby inducing a physical change in those portions of the photoresist exposed to the patterned light source. A developer is then applied to the exposed photoresist to take advantage of the physical changes and selectively remove either the exposed portion of the photoresist or the unexposed portion of the photoresist, depending upon the desired pattern. The pattern formed into the photoresist is a pattern for the through
vias 130. The throughvias 130 are formed in such a placement as to be located on different sides of subsequently attachedsemiconductor devices 110/110′. In other words, thesemiconductor devices 110/110′ are surrounded by the throughvias 130. However, any suitable arrangement for the pattern of throughvias 130 may alternatively be utilized. - Then, the through
vias 130 are formed in the photoresist. In an embodiment, the throughvias 130 include one or more conductive materials, such as copper, tungsten, other conductive metals, or the like, and may be formed, for example, by electroplating, electroless plating, or the like. In an embodiment, an electroplating process is used for plating the exposed conductive areas of the seed layer within the opening of the photoresist. Once the throughvias 130 are formed using the photoresist and the seed layer, the photoresist may be removed using a suitable removal process. In an embodiment, a plasma ashing process may be used to remove the photoresist, whereby the temperature of the photoresist 301 may be increased until the photoresist experiences a thermal decomposition and may be removed. However, any other suitable process, such as a wet strip, may alternatively be utilized. The removal of the photoresist may expose the underlying portions of the seed layer. - Then, the exposed portions of the seed layer (e.g., those portions that are not covered by the through vias 130) may be removed by, for example, a wet or dry etching process. For example, in a dry etching process reactants may be directed towards the seed layer, using the through
vias 130 as masks. Alternatively, etchants may be sprayed or otherwise put into contact with the seed layer in order to remove the exposed portions of the seed layer. After the exposed portion of the seed layer has been etched away, a portion of theredistribution structure 170 is exposed between the throughvias 130. At this point, the formation of the throughvias 130 is substantially done. - With reference now to
FIG. 2 , in some embodiments, at least onesemiconductor device 110′ (a plurality ofsemiconductor devices 110′ are illustrated, but not limited thereto) may be provided on thecarrier substrate 300 and within or between the throughvias 130. In an embodiment, thesemiconductor devices 110′ may include at least one semiconductor device set (multiple semiconductor device sets are illustrated, but not limited thereto), and each of the semiconductor device sets may include afirst semiconductor device 110 a′ and asecond semiconductor device 110 a′. In each set, thefirst semiconductor device 110 a′ and thesecond semiconductor device 110 a′ are electrically connected through, e.g., a (first) redistribution structure 140 (not illustrated inFIG. 2 but illustrated and discussed below with respect toFIG. 5 ) and may be utilized together in order to provide a desired functionality to an end user. In an embodiment thefirst semiconductor device 110 a′ and thesecond semiconductor device 110 b′ may be attached to the carrier substrate 300 (or the redistribution structure 170) using, e.g. an adhesive material, although any suitable method of attachment may alternatively be utilized. The throughvias 130 may surround each set of thesemiconductor devices 110′. With such arrangement, a plurality of package on package structures can be formed concurrently for batch production. For the sake of brevity and clarity, the following manufacturing process are described regarding one of the package on package structures. - In some embodiments, the
semiconductor devices 110′ may be logic device dies including logic circuits therein. In some exemplary embodiments, thesemiconductor devices 110′ are dies that are designed for mobile applications, and may include a Power Management Integrated Circuit (PMIC) die and a Transceiver (TRX) die, for example. It is noted that more orless semiconductor devices 110′ may be placed over thecarrier substrate 300 and level with one another. - In some exemplary embodiments, each of the
semiconductor devices 110′ may include a substrate 112, a plurality of active devices (not shown), a plurality ofcontact pads 113, at least onedielectric layer 116′, and a plurality ofconductive vias 114. The conductive vias 114 (such as copper vias) may be formed on an active surface (e.g. the top surface) of thesemiconductor devices 110′ and electrically coupled to thecontact pads 113 on the substrate 112. The substrate 112 may include bulk silicon, doped or undoped, or an active layer of a silicon-on-insulator (SOI) substrate. Generally, an SOI substrate includes a layer of a semiconductor material such as silicon, germanium, silicon germanium, SOI, silicon germanium on insulator (SGOI), or combinations thereof. Other substrates that may be used include multi-layered substrates, gradient substrates, or hybrid orientation substrates. The active devices includes a wide variety of active devices and passive devices such as capacitors, resistors, inductors and the like that may be used to generate the desired structural and functional requirements of the design for thesemiconductor devices 110′. The active devices may be formed using any suitable methods either within or else on the substrate 112. - In some embodiments, the
dielectric layer 116′ may be formed on the active surface of thesemiconductor devices 110′, and may cover the top surfaces of theconductive vias 114. In other embodiments, the top surface of thedielectric layer 116′ may be substantially level with the top surfaces of theconductive vias 114. Alternatively, thedielectric layer 116′ may be omitted, and theconductive vias 114 protrude from the active surface of thesemiconductor devices 110′. Thedielectric layer 116′ may be made of one or more suitable dielectric materials such as silicon oxide, silicon nitride, low-k dielectrics such as carbon doped oxides, extremely low-k dielectrics such as porous carbon doped silicon dioxide, combinations of these, or the like. Thedielectric layer 116′ may be formed through a process such as chemical vapor deposition (CVD), although any suitable process may be utilized. - In some embodiments, the top ends of the through
vias 130 may be substantially level with the top surfaces of theconductive vias 114. In other embodiments, the top ends of the throughvias 130 may be substantially higher than the top surfaces of theconductive vias 114. Alternatively, the top ends of the throughvias 130 may be substantially lower than the top surfaces of theconductive vias 114 but substantially higher than the bottom surfaces of theconductive vias 114. - With reference now to
FIG. 3 , in some embodiments, thesemiconductor devices 110′ and the throughvias 130 on thecarrier substrate 300 are encapsulated by an encapsulatingmaterial 120′. In other words, the encapsulatingmaterial 120′ is formed on thecarrier substrate 300 to encapsulate the throughvias 130 and thesemiconductor devices 110′. In some embodiments, the encapsulatingmaterial 120′ fills the gaps between thesemiconductor devices 110′ and the throughvias 130, and may be in contact with theredistribution structure 170. The encapsulatingmaterial 120′ may include a molding compound resin such as polyimide, PPS, PEEK, PES, a heat resistant crystal resin, combinations of these, or the like. The encapsulation of thesemiconductor devices 110′ and the throughvias 130 may be performed in a molding device (not individually illustrated inFIG. 3 ). The encapsulatingmaterial 120′ may be placed within a molding cavity of the molding device, or else may be injected into the molding cavity through an injection port. - Once the encapsulating
material 120′ has been placed into the molding cavity such that the encapsulatingmaterial 120′ encapsulates thecarrier substrate 300, thesemiconductor devices 110′ and the throughvias 130, the encapsulatingmaterial 120′ may be cured in order to harden the encapsulatingmaterial 120′ for optimum protection. Additionally, initiators and/or catalysts may be included within the encapsulatingmaterial 120′ to better control the curing process. In some embodiments, a top surface of the encapsulatingmaterial 120′ may be higher than the top ends of the throughvias 130 and the top surface of thedielectric layer 116′. Namely, the encapsulatingmaterial 120′ covers the top ends of the throughvias 130 and the top surface of thedielectric layer 116′. - With reference now to
FIG. 4 , a thinning process may be performed on the encapsulatingmaterial 120′ (and thedielectric layer 116′) to reveal the top ends of the throughvias 130 and the top surfaces of theconductive vias 114 for further processing. The thinning process may be, for example, a mechanical grinding or CMP process whereby chemical etchants and abrasives are utilized to react and grind away the encapsulatingmaterial 120′, thesemiconductor device 110′ until the throughvias 130, theconductive vias 114 have been revealed. The resulting structure is shown inFIG. 4 . After the thinning process is performed, the top ends of the throughvias 130 are substantially level with the top surfaces of theconductive vias 114, and are substantially level with the top surface of the encapsulatingmaterial 120 and the top surface of thedielectric layer 116 as shown inFIG. 4 . However, while the CMP process described above is presented as one illustrative embodiment, it is not intended to be limiting to the embodiments. Any other suitable removal process may alternatively be used to thin the encapsulatingmaterial 120, thesemiconductor device 110 and expose the throughvias 130. For example, a series of chemical etches may alternatively be utilized. This process and any other suitable process may alternatively be utilized to thin the encapsulatingmaterial 120, thesemiconductor device 110 and the throughvias 130, and all such processes are fully intended to be included within the scope of the embodiments. - Throughout the description, the resultant structure including the semiconductor devices 110 (including the
first semiconductor devices 110 a andsecond semiconductor devices 110 b as shown inFIG. 4 ), the throughvias 130 and the encapsulatingmaterial 120 as shown inFIG. 4 is referred to as encapsulatedsemiconductor device 101, which may have a wafer form in the process. Accordingly, in the encapsulatedsemiconductor device 101, thesemiconductor devices 110 are disposed at the die area, the throughvias 130 extend through the encapsulatedsemiconductor device 101 outside of the die area, and the encapsulatingmaterial 120 encapsulates thesemiconductor devices 110 and the throughvias 130. In other words, the encapsulatingmaterial 120 encapsulates thesemiconductor devices 110 therein, and the throughvias 130 extends through the encapsulatingmaterial 120. - With reference now to
FIG. 5 , afirst redistribution structure 140 is formed on a first side of the encapsulatedsemiconductor device 101. Thefirst redistribution structure 140 is electrically connected to thesemiconductor devices 110 and the throughvias 130. In some embodiments, thefirst redistribution structure 140 are formed over the encapsulated semiconductor device 101 (including the encapsulatingmaterial 120 and the semiconductor devices 110) to connect to theconductive vias 114 of thesemiconductor devices 110 and the throughvias 130. In some embodiments, thefirst redistribution structure 140 may also interconnect theconductive vias 114 and the throughvias 130. Thefirst redistribution structure 140 may be formed by, for example, depositing conductive layers, patterning the conductive layers to formredistribution circuits 142, partially covering theredistribution circuits 142 and filling the gaps between theredistribution circuits 142 withdielectric layers 143, etc. The material of theredistribution circuits 142 may include a metal or a metal alloy including aluminum, copper, tungsten, and/or alloys thereof. Thedielectric layers 143 may be formed of dielectric materials such as oxides, nitrides, carbides, carbon nitrides, combinations thereof, and/or multi-layers thereof. Theredistribution circuits 142 are formed in thedielectric layers 143 and electrically connected to the device die 110 and the throughvias 130. In the embodiment of the encapsulatedsemiconductor device 101 provided on theredistribution structure 170, thesecond redistribution structure 170 is located on a second side of the encapsulatedsemiconductor device 101 opposite to the first side where thefirst redistribution structure 140 is disposed. Namely, thefirst redistribution structure 140 and thesecond redistribution structure 170 are respectively disposed on two opposite sides of the encapsulatedsemiconductor device 101. - Throughout the description, the resultant structure including the
first redistribution structure 140, the encapsulated semiconductor device 101 (and the second redistribution structure 170) as shown inFIG. 5 is referred to as areconstructed wafer 105, which has a wafer form in the process. - With reference now to
FIG. 6 , a plurality ofconductive bumps 180 are disposed on thefirst redistribution structure 140. In other words, theconductive bumps 180 are disposed on a side of the reconstructedwafer 105. In some embodiments, an Under Bump Metallurgy (UBM)layer 182 may be formed on thefirst redistribution structure 140 by sputtering, evaporation, or electroless plating, etc., and theconductive bumps 180 may be disposed on theUBM layer 182. In some embodiments, at least one Integrated Passive Device (IPD) may also be disposed on thefirst redistribution structure 140 in accordance with some exemplary embodiments. The formation of theconductive bumps 180 may include placing solder balls on the UBM layer 182 (or on the first redistribution structure 140), and then reflowing the solder balls. In alternative embodiments, the formation of theconductive bumps 180 may include performing a plating process to form solder regions on the UBM layer 182 (or on the first redistribution structure 140), and then reflowing the solder regions. The IPD may be fabricated using standard wafer fabrication technologies such as thin film and photolithography processing, and may be mounted on the UBM layer 182 (or on the first redistribution structure 140) through, for example, flip-chip bonding or wire bonding, etc. - Throughout the description, the resultant structure including the
first redistribution structure 140, the encapsulatedsemiconductor device 101, thesecond redistribution structure 170, and theconductive bumps 180 as shown inFIG. 6 is referred to as thefirst package 100, which may have a wafer form in the process. -
FIG. 14 illustrates a cross sectional view of a conductive bump of a package on package structure according to some exemplary embodiments of the present disclosure. With reference now toFIG. 7 andFIG. 14 , after thefirst package 100 is formed on thecarrier substrate 300, thefirst package 100 with thecarrier substrate 300 may be flipped over and disposed on atape carrier 400 by attaching theconductive bumps 180 to thetape carrier 400. Thetape carrier 400 bearingfirst package 100 with thecarrier substrate 300 may further include aframe structure 410, which may be a metal ring intended to provide support and stability for the structure during the sequential process. In some embodiments, thetape carrier 400 is made of, for example, polymer material with flexibility. In one embodiment, a young's modulus of thetape carrier 400 is substantially smaller than 10 Mpa, and a glass transition temperature (Tg) of thetape carrier 400 is substantially smaller than a room temperature. Namely, when thetape carrier 400 is used at or above the room temperature, thetape carrier 400 is in a rubbery state, where thetape carrier 400 is soft and flexible. Accordingly, when theconductive bumps 180 are attached to thetape carrier 400, thetape carrier 400 is deformed and embraces at least a lower portion of each of theconductive bumps 180 as it is shown inFIG. 14 . - With reference now to
FIG. 7 andFIG. 8 , thecarrier substrate 300 is de-bonded from thefirst package 100 on thetape carrier 400. Thecarrier substrate 300 may be de-bonded using, for example, a thermal process to alter the adhesive properties of theadhesive layer 310. In an embodiment, an energy source such as an ultraviolet (UV) laser, a carbon dioxide (CO2) laser, or an infrared (IR) laser, is utilized to irradiate and heat theadhesive layer 310 until theadhesive layer 310 loses at least some of its adhesive properties. Once performed, thecarrier substrate 300 and theadhesive layer 310 may be physically separated and removed from thefirst package 100 as it is shown inFIG. 8 . - After the
carrier substrate 300 is de-bonded, thesecond redistribution structure 170 may be revealed. In the embodiments of thesecond redistribution structure 170 being omitted, a grinding process may be performed to lightly grind the encapsulatingmaterial 120, the back surface ofsemiconductor device 110 and the bottom ends of the throughvias 130. In other embodiments, the grinding process may be skipped. - With reference now to
FIG. 9 , in some embodiments, a patterneddielectric layer 160 may be formed on the reconstructedwafer 105 in order to provide protection and isolation for thesecond redistribution structure 170 and the other underlying structures. In an embodiment, the patterneddielectric layer 160 may be polybenzoxazole (PBO), although any suitable material, such as polyimide or a polyimide derivative may alternatively be utilized. The patterneddielectric layer 160 may be formed by placing a dielectric layer using, e.g. a spin-coating process, and then patterning the dielectric layer to form a plurality ofopenings 162 revealing a plurality of electrical contacts of the reconstructed wafer 105 (e.g. electrical contacts 172 of the second redistribution structure 170). Theopenings 162 may be formed using a suitable photolithographic mask and etching process, although any suitable process may be used. - With reference now to
FIG. 9 andFIG. 10 , in some embodiments, a plurality ofsolder materials 165 are formed in theopenings 162. In some embodiments, thesolder materials 165 are formed using a screen printing process. For example, a screen frame is placed over the printing surface (e.g. the second redistribution structure 170) and thesolder materials 165 is deposited onto the screen frame. Then, a flexible squeegee, or the like, may be driven across the screen frame to push thesolder materials 165 through openings of the screen frame. However, any suitable process to provide thesolder materials 165 in theopenings 162 may be used. - With reference now to
FIG. 11 , at least one second package 200 (multiplesecond packages 200 are illustrated herein) is mounted on thefirst package 100 through a plurality ofelectrical terminals 210. In an embodiment, thesecond packages 200 are used to work in conjunction with the first semiconductor devices 110 (including thefirst semiconductor devices 110 a and thesecond semiconductor devices 110 b as shown inFIG. 4 ) respectively in order to provide the desired functionality to the end user. In the embodiment of thefirst package 100 having one set of thesemiconductor devices 110 therein (e.g. including onefirst semiconductor device 110 a and onesecond semiconductor devices 110 b), onesecond package 200 may be mounted on thefirst package 100. - In an embodiment, the
second package 200 may include a semiconductor device such as a memory device that may be used to provide stored data to thesemiconductor device 110. In such an embodiment, thesemiconductor device 110 may include a memory control module (not illustrated) that provides a control functionality to the memory device of thesecond package 200 in addition to other functionalities provided by thesemiconductor device 110. However, in other embodiments, thesecond package 200 may include its own memory control module. - In some embodiments, the
second packages 200 are mounted on thefirst package 100 by initially aligning theelectrical terminals 210 with the openings of the patterneddielectric layer 160 and placing theelectrical terminals 210 in physical contact with thesolder materials 165. Thereby, thesecond packages 200 are electrically connected to thesolder material 165. Once in contact, theelectrical terminals 210 may be bonded to thefirst package 100 using a process such as a thermo-compression bonding process. Any suitable method of bonding may alternatively be utilized to bond thesecond packages 200 to thefirst package 100. With the high temperature of the thermo-compression bonding process (including reflowing process) while pressing theconductive bumps 180 against thetape carrier 400 with flexibility, theconductive bumps 180 are deformed into a plurality of deformedconductive bumps 180′ as shown inFIG. 11 . - Throughout the description, the resultant structure including the first package in a
wafer form 100 and thesecond packages 200 mounted thereon as shown inFIG. 11 is referred to as a package onwafer structure 10′, which have a wafer form in the process. -
FIG. 15 illustrates a cross sectional view of a deformed conductive bump of a package on package structure according to some exemplary embodiments of the present disclosure.FIG. 16 illustrates a schematic top view of a deformed conductive bump of a package on package structure according to some exemplary embodiments of the present disclosure. With reference now toFIG. 15 andFIG. 16 , in some embodiments, each of the deformedconductive bumps 180′ includes atip portion 182 and abase portion 184. Thebase portion 184 is connected to thefirst redistribution structure 140, and thetip portion 182 is connected to thebase portion 184. Thetip portion 182 and thebase portion 184 are directly connected to each other and integrally formed. - Due to the embracement of the
tape carrier 400 under high temperature, the tip of the conductive bump contacting thetape portion 400 is squeezed and deformed into thetip portion 182. Accordingly, a curvature of thebase portion 184 is different from a curvature of thetip portion 182. In other words, each of the deformedconductive bumps 180′ undergoes a curvature change between thetip portion 182 and thebase portion 184. This curvature change can be a gradual change, but, in other embodiments, the curvature change can be a sharper change. From a top view of the deformedconductive bump 180′ shown inFIG. 16 , it can be seen that the deformedconductive bump 180′ is not in a uniform dome shape. To achieve the deformation, a thickness T1 of thetape carrier 400 is substantially greater than 20% of a height H1 of each deformedconductive bump 180′, and the thickness T1 of thetape carrier 400 is substantially smaller than 80% of the height H1 of each deformedconductive bump 180′, i.e. 20% H1<T1<80% H1. In some embodiments, a ratio of the thickness T1 of thetape carrier 400 to a height h1 of thetip portion 182 may substantially range from 50% to 150%. In some embodiments, the height h1 of thetip portion 182 is substantially smaller than a height h2 of thebase portion 184. - In some embodiments, a curvature of the
base portion 184 is substantially smaller than a curvature of thetip portion 182. Geometrically, the curvature measures how fast the unit tangent vector to the curve rotates. That is to say, in some embodiments, the unit tangent vector to the curve of thebase portion 184 changes slightly less than that of thetip portion 182. In other words, the curve of thetip portion 182 may undergo a tighter turn. In some embodiments, a maximum diameter D1 of thetip portion 182 is substantially smaller than a maximum diameter D2 of thebase portion 184. For example, a ratio of the maximum diameter D1 of thetip portion 182 to the maximum diameter D2 of the base portion 184 (i.e. D1/D2) substantially ranges from 50% to 90%. - Owing to the deformation of the deformed
conductive bump 180′, a contact area between thetape carrier 400 and the deformedconductive bump 180′ is increased, so the bonding strength between thetape carrier 400 and the deformedconductive bump 180′ can be improved. Accordingly, thefirst package 100 can be fixed onto thetape carrier 400 in a more firm and stable manner, so as to improve yield rate of bonding process performed on the package onwafer structure 10′. In addition, thetape carrier 400 provides reliable protection to the deformedconductive bump 180′ by embracing at least a part of the deformedconductive bump 180′ during the bonding process and subsequent process such as singularizing process. - With reference now to
FIG. 12 , a singularizing process is performed to the package onwafer structure 10′ on thetape carrier 400 to form a plurality of package onpackage structures 10 independent from one another. Accordingly, each of the singularized first package may include one of thefirst semiconductor devices 110 a and one of thesecond semiconductor devices 110 b. In an embodiment, the singularizing process may be performed by using asaw blade 500 to slice through the reconstructedwafer 105 of thefirst package 100. Thereby, one section (e.g. include one of thefirst semiconductor devices 110 a and one of thesecond semiconductor devices 110 b) of thefirst package 100 is separated from another to form a plurality of package onpackage structures 10. Each of the package onpackage structures 10 includes afirst package 100′ with thesecond package 200 bonded to thefirst package 100′. - However, as one of ordinary skill in the art will recognize, utilizing a saw blade to singularize the package on
wafer structure 10′ is merely one illustrative embodiment and is not intended to be limiting. Alternative methods for singularizing the package onwafer structure 10′, such as utilizing one or more etches to separate the package onwafer structure 10′ and form the package onpackage structures 10, may alternatively be utilized. These methods and any other suitable methods may alternatively be utilized for singularizing process. - With reference now to
FIG. 13 , the plurality of package onpackage structures 10 are separated from thetape carrier 400 by an apparatus including a plurality of poker pins 600 poking under thetape carrier 400. In some embodiments, each of the poker pins 600 lies in a plane common to the remaining poker pins 600. The plurality of package onpackage structures 10 along with thetape carrier 400 are placed on the apparatus, so the poker pins 600 are configured to poke on the back surface of thetape carrier 400. In one of the implementations, vacuum conditions may be created between the poker pins 600, and pulls at least portions oftape carrier 400 toward the poker pins 600 and thus reduce the contact area between the package onpackage structures 10 and thetape carrier 400. In some embodiments, the removal process may be facilitated by the application of heat to at least thetape carrier 400 such that the adherent forces between the package onpackage structures 10 and thetape carrier 400 are further reduced. - With such arrangement, in the manufacturing process of the package on
package structure 10, the de-bonding process for de-bonding thecarrier substrate 300, the bonding and reflowing process for mounting thesecond package 200 onto thefirst package 100, and the singularizing process are all performed on thetape carrier 400. Thereby, manufacturing process can be simplified, production cost can be reduced, and the productivity of the package onpackage structure 10 can be improved. In addition, by performing the bonding and reflowing process on thetape carrier 400, causing deformation of the deformedconductive bump 180′, the bonding strength between thetape carrier 400 and the deformedconductive bump 180′ is improved. Accordingly, yield rate of bonding process performed on the package onwafer structure 10′ is also improved. Moreover, thetape carrier 400 provides reliable protection to the deformedconductive bump 180′ by embracing at least a part of the deformedconductive bump 180′. - Based on the above discussions, it can be seen that the present disclosure offers various advantages. It is understood, however, that not all advantages are necessarily discussed herein, other embodiments may offer different advantages, and that no particular advantage is required for all embodiments.
- In accordance with some embodiments of the disclosure, a manufacturing method of a package on package structure includes the following steps. A first package is provided on a tape carrier, wherein the first package includes an encapsulated semiconductor device, a first redistribution structure disposed on a first side of the encapsulated semiconductor device, and a plurality of conductive bumps disposed on the first redistribution structure and attached to the tape carrier. A second package is mounted on the first package through a plurality of electrical terminals by a thermo-compression bonding process, which deforms the conductive bumps into a plurality of deformed conductive bumps. Each of the deformed conductive bumps comprises a base portion connecting the first redistribution structure and a tip portion connecting the base portion, and a curvature of the base portion is substantially smaller than a curvature of the tip portion.
- In accordance with some embodiments of the disclosure, a manufacturing method of a package on package structure includes the following steps. A first package is provided on a tape carrier, wherein the first package comprises a reconstructed wafer and a plurality of conductive bumps disposed on a first side of the reconstructed wafer and attached to the tape carrier, and the reconstructed wafer comprising a plurality of semiconductor devices encapsulated by an encapsulating material. A plurality of second packages are mounted on a second side of the reconstructed wafer through a plurality of electrical terminals by a thermo-compression bonding process, which deforms the conductive bumps into a plurality of deformed conductive bumps. Each of the deformed conductive bumps comprises a base portion connecting the reconstructed wafer and a tip portion connecting the base portion, and a curvature of the base portion is substantially smaller than a curvature of the tip portion.
- In accordance with some embodiments of the disclosure, a manufacturing method of a package on package structure includes the following steps. A first package is formed on a carrier substrate, wherein the first package comprises a reconstructed wafer and a plurality of conductive bumps disposed on a first side of the reconstructed wafer, and the reconstructed wafer comprising a plurality of semiconductor devices encapsulated by an encapsulating material. The first package with the carrier substrate is disposed on a tape carrier. The carrier substrate is de-bonded from the first package on the tape carrier. A plurality of second packages are mounted on a second side of the reconstructed wafer to form a package on wafer structure by a thermo-compression bonding process, which deforms the conductive bumps into a plurality of deformed conductive bumps through pressing the conductive bumps against the tape carrier. Each of the deformed conductive bumps comprises a base portion and a tip portion, and a curvature of the base portion is different from a curvature of the tip portion. A singularizing process is performed to the package on wafer structure on the tape carrier to form a plurality of package on package structures.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/059,052 US10535644B1 (en) | 2018-06-29 | 2018-08-09 | Manufacturing method of package on package structure |
CN201811286453.XA CN110660682B (en) | 2018-06-29 | 2018-10-31 | Manufacturing method of laminated packaging structure |
TW107139398A TWI681470B (en) | 2018-06-29 | 2018-11-06 | Manufacturing method of package on package structure |
US16/740,463 US11342321B2 (en) | 2018-06-29 | 2020-01-12 | Manufacturing method of package on package structure |
US17/731,240 US20220254767A1 (en) | 2018-06-29 | 2022-04-27 | Manufacturing method of package on package structure |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201862691628P | 2018-06-29 | 2018-06-29 | |
US16/059,052 US10535644B1 (en) | 2018-06-29 | 2018-08-09 | Manufacturing method of package on package structure |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/740,463 Continuation US11342321B2 (en) | 2018-06-29 | 2020-01-12 | Manufacturing method of package on package structure |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200006308A1 true US20200006308A1 (en) | 2020-01-02 |
US10535644B1 US10535644B1 (en) | 2020-01-14 |
Family
ID=69008396
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/059,052 Active US10535644B1 (en) | 2018-06-29 | 2018-08-09 | Manufacturing method of package on package structure |
US16/740,463 Active 2039-06-24 US11342321B2 (en) | 2018-06-29 | 2020-01-12 | Manufacturing method of package on package structure |
US17/731,240 Pending US20220254767A1 (en) | 2018-06-29 | 2022-04-27 | Manufacturing method of package on package structure |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/740,463 Active 2039-06-24 US11342321B2 (en) | 2018-06-29 | 2020-01-12 | Manufacturing method of package on package structure |
US17/731,240 Pending US20220254767A1 (en) | 2018-06-29 | 2022-04-27 | Manufacturing method of package on package structure |
Country Status (3)
Country | Link |
---|---|
US (3) | US10535644B1 (en) |
CN (1) | CN110660682B (en) |
TW (1) | TWI681470B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11373955B2 (en) * | 2020-02-25 | 2022-06-28 | Samsung Electronics Co., Ltd. | Semiconductor package and method of manufacturing the semiconductor package |
EP4136667A4 (en) * | 2020-04-16 | 2024-01-31 | Texas Instruments Inc | Integrated system-in-package with radiation shielding |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111354686B (en) | 2018-12-21 | 2022-11-08 | 矽品精密工业股份有限公司 | Electronic package, method for fabricating the same, substrate for packaging, and method for fabricating the same |
US11587899B2 (en) * | 2020-07-29 | 2023-02-21 | Texas Instruments Incorporated | Multi-layer semiconductor package with stacked passive components |
KR20220036598A (en) | 2020-09-16 | 2022-03-23 | 삼성전자주식회사 | Semiconductor pacakge device |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3558449B2 (en) * | 1996-06-10 | 2004-08-25 | 松下電器産業株式会社 | Electronic component structure |
US6885522B1 (en) * | 1999-05-28 | 2005-04-26 | Fujitsu Limited | Head assembly having integrated circuit chip covered by layer which prevents foreign particle generation |
JP3494940B2 (en) * | 1999-12-20 | 2004-02-09 | シャープ株式会社 | Tape carrier type semiconductor device, manufacturing method thereof, and liquid crystal module using the same |
JP4409455B2 (en) * | 2005-01-31 | 2010-02-03 | 株式会社ルネサステクノロジ | Manufacturing method of semiconductor device |
US7749882B2 (en) * | 2006-08-23 | 2010-07-06 | Micron Technology, Inc. | Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices |
CN101740551A (en) * | 2008-11-21 | 2010-06-16 | 育霈科技股份有限公司 | Laminated die package structure for semiconductor element and method thereof |
CN101924041B (en) * | 2009-06-16 | 2015-05-13 | 飞思卡尔半导体公司 | Method for assembling stackable semiconductor packaging |
JP2013138177A (en) * | 2011-11-28 | 2013-07-11 | Elpida Memory Inc | Semiconductor device manufacturing method |
US9691706B2 (en) * | 2012-01-23 | 2017-06-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-chip fan out package and methods of forming the same |
US9842798B2 (en) * | 2012-03-23 | 2017-12-12 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming a PoP device with embedded vertical interconnect units |
TWI544599B (en) * | 2012-10-30 | 2016-08-01 | 矽品精密工業股份有限公司 | Fabrication method of package structure |
US9287245B2 (en) * | 2012-11-07 | 2016-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contoured package-on-package joint |
US8928134B2 (en) * | 2012-12-28 | 2015-01-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package on package bonding structure and method for forming the same |
US9318404B2 (en) * | 2013-02-05 | 2016-04-19 | Stats Chippac, Ltd. | Semiconductor device and method of forming stress relieving vias for improved fan-out WLCSP package |
US9666522B2 (en) * | 2014-05-29 | 2017-05-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Alignment mark design for packages |
US9728508B2 (en) * | 2015-09-18 | 2017-08-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of manufacture |
JP2017069380A (en) * | 2015-09-30 | 2017-04-06 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US20170207194A1 (en) * | 2016-01-19 | 2017-07-20 | Xintec Inc. | Chip package and method for forming the same |
US10062648B2 (en) * | 2016-02-26 | 2018-08-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package and method of forming the same |
US9806059B1 (en) * | 2016-05-12 | 2017-10-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-stack package-on-package structures |
US10103095B2 (en) * | 2016-10-06 | 2018-10-16 | Compass Technology Company Limited | Fabrication process and structure of fine pitch traces for a solid state diffusion bond on flip chip interconnect |
US10163807B2 (en) * | 2016-11-29 | 2018-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Alignment pattern for package singulation |
US10825780B2 (en) * | 2016-11-29 | 2020-11-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device with electromagnetic interference protection and method of manufacture |
CN109962041B (en) * | 2017-12-26 | 2023-10-24 | 意法半导体有限公司 | Ambient light sensor with light protection |
US11171100B2 (en) * | 2019-11-27 | 2021-11-09 | Taiwan Semiconductor Manufacturing Co., Ltd | Semiconductor device structure with protected bump and method of forming the same |
-
2018
- 2018-08-09 US US16/059,052 patent/US10535644B1/en active Active
- 2018-10-31 CN CN201811286453.XA patent/CN110660682B/en active Active
- 2018-11-06 TW TW107139398A patent/TWI681470B/en active
-
2020
- 2020-01-12 US US16/740,463 patent/US11342321B2/en active Active
-
2022
- 2022-04-27 US US17/731,240 patent/US20220254767A1/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11373955B2 (en) * | 2020-02-25 | 2022-06-28 | Samsung Electronics Co., Ltd. | Semiconductor package and method of manufacturing the semiconductor package |
US20220328415A1 (en) * | 2020-02-25 | 2022-10-13 | Samsung Electronics Co., Ltd. | Semiconductor package |
US11810864B2 (en) * | 2020-02-25 | 2023-11-07 | Samsung Electronics Co., Ltd. | Semiconductor package |
EP4136667A4 (en) * | 2020-04-16 | 2024-01-31 | Texas Instruments Inc | Integrated system-in-package with radiation shielding |
Also Published As
Publication number | Publication date |
---|---|
CN110660682A (en) | 2020-01-07 |
US20200152616A1 (en) | 2020-05-14 |
US11342321B2 (en) | 2022-05-24 |
CN110660682B (en) | 2022-11-11 |
US10535644B1 (en) | 2020-01-14 |
US20220254767A1 (en) | 2022-08-11 |
TWI681470B (en) | 2020-01-01 |
TW202002100A (en) | 2020-01-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11056471B2 (en) | Semiconductor device and method of manufacture | |
US10720409B2 (en) | Semiconductor packages with thermal-electrical-mechanical chips and methods of forming the same | |
US10090284B2 (en) | Semiconductor device and method of manufacture | |
US11342321B2 (en) | Manufacturing method of package on package structure | |
US9583420B2 (en) | Semiconductor device and method of manufactures | |
US10867941B2 (en) | Semiconductor device and method | |
US11923318B2 (en) | Method of manufacturing semiconductor package | |
US11776838B2 (en) | Semiconductor package and manufacturing method thereof | |
US20230207472A1 (en) | Semiconductor package and manufacturing method of semiconductor package | |
US11855067B2 (en) | Integrated circuit package and method | |
TWI688074B (en) | Semiconductor device and method of manufacture | |
US20230361070A1 (en) | Method for fabricating semiconductor package | |
US20220301970A1 (en) | Semiconductor package and method of manufacturing semiconductor package | |
US11205615B2 (en) | Semiconductor device and method of manufacture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIW Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KUO, HSUAN-TING;HSIEH, CHING-HUA;CHEN, CHENG-TING;AND OTHERS;SIGNING DATES FROM 20180712 TO 20180718;REEL/FRAME:046591/0070 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |