US20190305683A1 - Boost and ldo hybrid converter with dual-loop control - Google Patents
Boost and ldo hybrid converter with dual-loop control Download PDFInfo
- Publication number
- US20190305683A1 US20190305683A1 US15/937,947 US201815937947A US2019305683A1 US 20190305683 A1 US20190305683 A1 US 20190305683A1 US 201815937947 A US201815937947 A US 201815937947A US 2019305683 A1 US2019305683 A1 US 2019305683A1
- Authority
- US
- United States
- Prior art keywords
- converter
- inductor
- pmos
- terminal
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
- H02M3/1582—Buck-boost converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/12—Regulating voltage or current wherein the variable actually regulated by the final control device is ac
- G05F1/24—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using bucking or boosting transformers as final control devices
- G05F1/26—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using bucking or boosting transformers as final control devices combined with discharge tubes or semiconductor devices
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/575—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices characterised by the feedback circuit
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/62—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using bucking or boosting dc sources
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/12—Regulating voltage or current wherein the variable actually regulated by the final control device is ac
- G05F1/40—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using discharge tubes or semiconductor devices as final control devices
- G05F1/44—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using discharge tubes or semiconductor devices as final control devices semiconductor devices only
- G05F1/45—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using discharge tubes or semiconductor devices as final control devices semiconductor devices only being controlled rectifiers in series with the load
- G05F1/452—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using discharge tubes or semiconductor devices as final control devices semiconductor devices only being controlled rectifiers in series with the load with pulse-burst modulation control
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0032—Control circuits allowing low power mode operation, e.g. in standby mode
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0045—Converters combining the concepts of switch-mode regulation and linear regulation, e.g. linear pre-regulator to switching converter, linear and switching converter in parallel, same converter or same transistor operating either in linear or switching mode
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Definitions
- aspects of the present disclosure relate generally to voltage converters, and more particularly to a boost and low drop out (LDO) hybrid converter with dual-loop control.
- LDO boost and low drop out
- boost converter In many electronic systems today, a boost converter is commonly used to convert a low input voltage to a higher output voltage.
- the boost converter is particularly useful in low power mobile applications and/or Internet-of-Things (IoT) applications, for example, charging circuit in Bluetooth headphone.
- IoT Internet-of-Things
- a single boost converter is not able to cover the entire voltage range in those scenarios.
- a source of N 1 120 is coupled to ground.
- a second terminal of L 130 is coupled to a source of P 2 150 and a drain of N 2 140 .
- a source of N 2 140 is coupled to ground.
- a drain of P 2 150 is coupled to one end of Cout 160 . The other end of Cout 160 is coupled to ground.
- the buck-boost converter 100 can be configured as either a buck down converter or a boost up converter to convert the input voltage Vdd.
- a complex control scheme is needed to control the four switches, namely, P 1 110 , P 2 150 , N 1 120 , and N 2 140 , to configure the converter 100 as a buck converter or a boost converter or a buck-boost converter.
- the four switches needed for power delivery also impose penalties on silicon area and efficiency.
- the number of pins required in such design is one more than the number of pins required in a conventional regular boost converter.
- FIG. 2 shows a conventional converter 200 having a boost converter and a LDO coupled in series.
- the converter 200 includes an inductor 210 , a first n-type switch N 1 220 , a first p-type switch P 1 230 , a boost capacitor C_bst 240 , a second p-type switch P 2 260 , a driver 250 , and a LDO capacitor C_ldo 270 .
- boost converter 202 When input voltage Vin is less than output voltage Vout, boost converter 202 becomes active and boosts up the input voltage Vin. Then LDO 204 down converts the voltage or goes into bypass mode. When Vin is greater than Vout, boost converter 202 goes into bypass mode, and LDO 204 down converts the input voltage Vin.
- converter 200 needs three (3) switches for power delivery, namely, P 1 230 , N 1 220 , and P 2 260 .
- the number of pins converter 200 requires is one more than the number of pins required in a conventional regular boost converter.
- two (2) capacitors i.e., C_bst 240 and C_ldo 270 ) are required in converter 200 , that is one more than the converter 100 shown in FIG. 1 .
- this design also uses large area on silicon.
- the arrangement of boost converter 202 and LDO 204 in series imposes an efficiency penalty on the entire design.
- FIG. 3 shows a third conventional converter design that uses a boost converter and a LDO in parallel.
- Converter 300 includes a boost converter 302 having an inductor 310 , a n-type switch N 1 320 , a p-type switch 330 , and an output capacitor C_out 360 .
- Converter 300 further includes a LDO 304 having a p-type switch P 2 340 and a driver 350 .
- boost converter 302 is turned on and LDO 304 is turned off.
- boost converter 302 is turned off and LDO 304 is turned on.
- converter 300 uses three (3) switches for power delivery, namely, N 1 320 , P 1 330 , and P 2 340 .
- N 1 320 switches for power delivery
- P 1 330 switches for power delivery
- P 2 340 switches for power delivery
- a hybrid converter includes an inductor having a first terminal to receive an input voltage and a second terminal; a first n-type metal oxide semiconductor device (nMOS) having a drain coupled to the second terminal of the inductor and a source coupled to ground; a first p-type metal oxide semiconductor device (pMOS) having a gate, a drain, and a source, the source coupled to the drain of the first nMOS and the second terminal of the inductor; an output capacitor having a first and a second terminal, the first terminal coupled to the drain of the first pMOS and the second terminal coupled to ground; and a controller having a switch driver and a buffer, wherein the controller is configured to use the switch driver to drive the gate of the first pMOS in a boost mode and to use the buffer to drive the gate of the first pMOS in a low drop out (LDO) mode.
- LDO low drop out
- the hybrid converter can further include a current sensor coupled across the inductor to provide a feedback current signal to a positive terminal of the controller.
- the hybrid converter further includes a compensation network coupled to an input of the buffer. The current sensor, the inductor, the compensation network, and the controller are configured as a current loop in the LDO mode.
- the hybrid converter further includes an error amplifier coupled between the output capacitor and a negative input terminal of the controller to provide a feedback voltage to the controller.
- the error amplifier, the controller, the first pMOS, and the output capacitor are configured as a voltage loop in the LDO mode.
- a method to provide a hybrid converter includes receiving an input voltage at a first terminal of an inductor of a hybrid converter. If the input voltage is less than an output voltage of the hybrid converter, configuring the hybrid converter as a boost converter. If the input voltage is greater than the output voltage, configuring the hybrid converter as a low drop out linear voltage regulator (LDO), and controlling the LDO using a voltage loop and a current loop.
- LDO low drop out linear voltage regulator
- the method can further include sensing a current through the inductor, wherein the inductor is part of the current loop; and providing a feedback signal based on the current sensed to a controller of the hybrid converter.
- configuring the hybrid converter as the boost converter comprises driving a gate of a p-type metal oxide semiconductor device (pMOS) with a switch driver, wherein a source of the pMOS is coupled to a second terminal of the inductor, and a drain of the pMOS is coupled to a first terminal of an output capacitor.
- configuring the hybrid converter as the LDO comprises driving the gate of the pMOS with a buffer.
- the method further includes providing a feedback voltage from the output capacitor through an error amplifier to the controller, wherein the error amplifier is part of the voltage loop.
- FIG. 1 shows an example of a conventional non-inverting buck-boost converter.
- FIG. 4 below shows one implementation of a boost LDO hybrid converter.
- FIG. 5 shows one implementation of a circuit model illustrating C_gs in the LDO configuration of the boost LDO hybrid converter shown in FIG. 4 .
- FIG. 6 shows one implementation of a hybrid boost converter with compensation that does not severely limit bandwidth.
- FIG. 7 shows a flow diagram of one implementation of a process to provide a hybrid converter.
- a gate of pMOS 430 is coupled to an output of controller 450 .
- a drain of pMOS 430 is coupled to a first terminal of C_bst 440 to provide an output voltage Vout.
- a second terminal of C_bst 440 is coupled to ground.
- controller 450 can include a switch driver to drive the gate of pMOS 430 when the boost LDO hybrid converter 400 is configured as a boost converter.
- Controller 450 can further include a buffer to drive the gate of pMOS 430 when the converter 400 is configured as a LDO.
- controller 450 can include a configurable circuit that can be configured as a switch driver when the converter 400 is in a boost mode or as a buffer when the converter 400 is in a LDO mode.
- boost LDO hybrid converter 400 In operation, when Vin is less than Vout, boost LDO hybrid converter 400 is configured as a regular boost converter. Inductor 410 , nMOS 420 , pMOS 430 , and C_bst are all on (or active) to boost Vin in order to generate Vout. When Vin is close to Vout, boost LDO hybrid converter 400 effectively goes into burst mode. In other words, boost LDO hybrid converter 400 may turn boost converter on for a few cycles, then turn boost converter off and wait for Vout to decay.
- boost LDO hybrid converter 400 When Vout falls below Vin, boost LDO hybrid converter 400 is configured as a LDO with inductor 410 in the loop, pMOS 430 remains on, and nMOS 420 is switched off. In other words, inductor 410 , pMOS 430 , and C_bst 440 are re-used in the LDO configuration. By re-using inductor 410 , pMOS 430 , and C_bst 440 in the LDO configuration, boost LDO hybrid converter 400 does not require as much silicon area as the conventional hybrid converter designs discussed above.
- FIG. 5 shows one implementation of a circuit model illustrating C_gs in the LDO configuration of the boost LDO hybrid converter 400 shown in FIG. 4 .
- circuit model 500 includes an inductor 510 , a capacitor modeling a parasitic gate source capacitance C_gs 520 , a pMOS P 1 530 , an output capacitor C_bst 540 , and a controller 550 .
- C_gs 520 is added in the circuit model 500 to represent the parasitic gate source capacitance of nMOS N 1 420 .
- Inductor 510 and parasitic gate source capacitance C_gs 520 create double poles in the transfer function of the circuit model 500 as shown below:
- the bandwidth of circuit model 500 may be limited to a very low value, resulting in very poor transient performance. Accordingly, a hybrid boost converter with compensation is provided to mitigate the impact on bandwidth as discussed in detail below.
- FIG. 6 shows one implementation of a hybrid boost converter with compensation that does not severely limit bandwidth.
- Hybrid converter 600 includes an inductor 610 , an nMOS 620 , a pMOS 630 , an output capacitor 640 , a controller 650 , an error amplifier 660 , a buffer 670 , a compensation network 680 , and a current sensor 690 .
- Inductor 610 , nMOS 620 , pMOS 630 , output capacitor 640 , and controller 650 are coupled to each other in a way similar to the hybrid boost converter 400 shown in FIG. 4 .
- An output node 609 is further coupled to a negative input terminal of error amplifier 660 .
- a positive input terminal of error amplifier 660 is configured to receive a reference voltage Vref.
- An output of error amplifier 660 is coupled to a negative input terminal of controller 650 .
- Current sensor 690 is coupled across inductor 610 to measure a current through inductor 610 . Then current sensor 690 generates a voltage signal proportional to, or indicative of, the inductor current measured and input the voltage signal to a positive terminal of controller 650 .
- Buffer 670 is added between an output of controller 650 and pMOS 630 to drive a gate of pMOS 630 .
- buffer 670 and controller 650 can be part of a controller 655 of hybrid converter 600 .
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Dc-Dc Converters (AREA)
Abstract
Description
- Aspects of the present disclosure relate generally to voltage converters, and more particularly to a boost and low drop out (LDO) hybrid converter with dual-loop control.
- In many electronic systems today, a boost converter is commonly used to convert a low input voltage to a higher output voltage. The boost converter is particularly useful in low power mobile applications and/or Internet-of-Things (IoT) applications, for example, charging circuit in Bluetooth headphone. There are many applications where the input voltage has a wide range and could either be lower or higher than the output voltage. A single boost converter is not able to cover the entire voltage range in those scenarios.
- Conventionally, several types of converters are developed to address the above problem. One such design is to use a non-inverting buck-boost converter to cover the entire range.
FIG. 1 shows an example of a conventional non-inverting buck-boost converter. The buck-boost converter 100 includes a first p-type switch P1 110, a first n-type switch N1 120, aninductor L 130, a second n-type switch N2 140, a second p-type switch P2 150, and an output capacitor Cout 160. A source ofP1 110 is coupled to an input voltage supply Vdd, and a drain of P1 is coupled to a first terminal ofL 130 and a drain ofN1 120. A source ofN1 120 is coupled to ground. A second terminal ofL 130 is coupled to a source ofP2 150 and a drain ofN2 140. A source ofN2 140 is coupled to ground. A drain ofP2 150 is coupled to one end of Cout 160. The other end of Cout 160 is coupled to ground. - The buck-
boost converter 100 can be configured as either a buck down converter or a boost up converter to convert the input voltage Vdd. However, a complex control scheme is needed to control the four switches, namely,P1 110,P2 150,N1 120, andN2 140, to configure theconverter 100 as a buck converter or a boost converter or a buck-boost converter. The four switches needed for power delivery also impose penalties on silicon area and efficiency. Further, the number of pins required in such design is one more than the number of pins required in a conventional regular boost converter. - Another prior design uses a boost converter and a low drop out converter (LDO) in series.
FIG. 2 shows aconventional converter 200 having a boost converter and a LDO coupled in series. Theconverter 200 includes aninductor 210, a first n-type switch N1 220, a first p-type switch P1 230, aboost capacitor C_bst 240, a second p-type switch P2 260, adriver 250, and aLDO capacitor C_ldo 270. Specifically, theinductor 210, N1 220, P1 230, C_bst 240 can be configured as aboost converter 202; while P2 260,driver 250, and C_ldo 270 can be configured as a LDO 204. An input voltage Vin is applied to theinductor 210 and an output voltage Vout is taken at the drain ofP2 160. - When input voltage Vin is less than output voltage Vout,
boost converter 202 becomes active and boosts up the input voltage Vin. ThenLDO 204 down converts the voltage or goes into bypass mode. When Vin is greater than Vout,boost converter 202 goes into bypass mode, and LDO 204 down converts the input voltage Vin. - As shown in
FIG. 2 ,converter 200 needs three (3) switches for power delivery, namely,P1 230,N1 220, andP2 260. Likeconverter 100 inFIG. 1 , the number ofpins converter 200 requires is one more than the number of pins required in a conventional regular boost converter. Moreover, two (2) capacitors (i.e.,C_bst 240 and C_ldo 270) are required inconverter 200, that is one more than theconverter 100 shown inFIG. 1 . Thus, this design also uses large area on silicon. Further, the arrangement ofboost converter 202 and LDO 204 in series imposes an efficiency penalty on the entire design. -
FIG. 3 shows a third conventional converter design that uses a boost converter and a LDO in parallel. Converter 300 includes aboost converter 302 having aninductor 310, a n-type switch N1 320, a p-type switch 330, and anoutput capacitor C_out 360. Converter 300 further includes a LDO 304 having a p-type switch P2 340 and adriver 350. When input voltage Vin is less than output voltage Vout,boost converter 302 is turned on andLDO 304 is turned off. When input voltage Vin is greater than output voltage Vout,boost converter 302 is turned off andLDO 304 is turned on. - Like
converter 200 inFIG. 2 ,converter 300 uses three (3) switches for power delivery, namely, N1 320, P1 330, andP2 340. Thus,converter 300 still requires a large area on silicon. Further, bothP1 330 andP2 340 need to have bi-directional block capability due to the parallel configuration. - Because of the various shortfalls of the existing converters discussed above, there is a need in the art to provide a more efficient hybrid boost and LDO converter design that occupies smaller area, especially for the mobile and IoT applications that demand compact design.
- The following presents a simplified summary of one or more implementations in order to provide a basic understanding of such implementations. This summary is not an extensive overview of all contemplated implementations and is intended to neither identify key or critical elements of all implementations nor delineate the scope of any or all implementations. The sole purpose of this summary is to present some concepts of one or more implementations in a simplified form as a prelude to the more detailed description that is presented later.
- In some implementations, a hybrid converter includes an inductor having a first terminal to receive an input voltage and a second terminal; a first n-type metal oxide semiconductor device (nMOS) having a drain coupled to the second terminal of the inductor and a source coupled to ground; a first p-type metal oxide semiconductor device (pMOS) having a gate, a drain, and a source, the source coupled to the drain of the first nMOS and the second terminal of the inductor; an output capacitor having a first and a second terminal, the first terminal coupled to the drain of the first pMOS and the second terminal coupled to ground; and a controller having a switch driver and a buffer, wherein the controller is configured to use the switch driver to drive the gate of the first pMOS in a boost mode and to use the buffer to drive the gate of the first pMOS in a low drop out (LDO) mode.
- The hybrid converter can further include a current sensor coupled across the inductor to provide a feedback current signal to a positive terminal of the controller. In some implementations, the hybrid converter further includes a compensation network coupled to an input of the buffer. The current sensor, the inductor, the compensation network, and the controller are configured as a current loop in the LDO mode.
- In some implementations, the hybrid converter further includes an error amplifier coupled between the output capacitor and a negative input terminal of the controller to provide a feedback voltage to the controller. The error amplifier, the controller, the first pMOS, and the output capacitor are configured as a voltage loop in the LDO mode.
- In some implementations, a method to provide a hybrid converter includes receiving an input voltage at a first terminal of an inductor of a hybrid converter. If the input voltage is less than an output voltage of the hybrid converter, configuring the hybrid converter as a boost converter. If the input voltage is greater than the output voltage, configuring the hybrid converter as a low drop out linear voltage regulator (LDO), and controlling the LDO using a voltage loop and a current loop.
- The method can further include sensing a current through the inductor, wherein the inductor is part of the current loop; and providing a feedback signal based on the current sensed to a controller of the hybrid converter.
- In some implementations, configuring the hybrid converter as the boost converter comprises driving a gate of a p-type metal oxide semiconductor device (pMOS) with a switch driver, wherein a source of the pMOS is coupled to a second terminal of the inductor, and a drain of the pMOS is coupled to a first terminal of an output capacitor. Furthermore, configuring the hybrid converter as the LDO comprises driving the gate of the pMOS with a buffer.
- In some implementations, the method further includes providing a feedback voltage from the output capacitor through an error amplifier to the controller, wherein the error amplifier is part of the voltage loop.
- To the accomplishment of the foregoing and related ends, the one or more implementations include the features hereinafter fully described and particularly pointed out in the claims. The following description and the annexed drawings set forth in detail certain illustrative aspects of the one or more implementations. These aspects are indicative, however, of but a few of the various ways in which the principles of various implementations may be employed and the description implementations are intended to include all such aspects and their equivalents.
-
FIG. 1 shows an example of a conventional non-inverting buck-boost converter. -
FIG. 2 shows aconventional converter 200 having a boost converter and a LDO coupled in series. -
FIG. 3 shows a third conventional converter design that uses a boost converter and a LDO in parallel. -
FIG. 4 below shows one implementation of a boost LDO hybrid converter. -
FIG. 5 shows one implementation of a circuit model illustrating C_gs in the LDO configuration of the boost LDO hybrid converter shown inFIG. 4 . -
FIG. 6 shows one implementation of a hybrid boost converter with compensation that does not severely limit bandwidth. -
FIG. 7 shows a flow diagram of one implementation of a process to provide a hybrid converter. - The detailed description set forth below, in connection with the appended drawings, is intended as a description of various configurations and is not intended to represent the only configurations in which the concepts described herein may be practiced. The detailed description includes specific details for the purpose of providing a thorough understanding of the various concepts. However, it will be apparent to those skilled in the art that these concepts may be practiced without these specific details. In some instances, well-known structures and components are shown in block diagram form in order to avoid obscuring such concepts.
-
FIG. 4 shows one implementation of a boost LDO hybrid converter. BoostLDO hybrid converter 400 includes aninductor 410, an n-type switch, such as an n-type metal oxide semiconductor device (nMOS) 420, a p-type switch, such as a p-type metal oxide semiconductor device (pMOS) 430, anoutput capacitor C_bst 440, and acontroller 450. A first terminal ofinductor 410 is configured to receive an input voltage Vin and a second terminal ofinductor 410 is coupled to a drain ofnMOS 420. A source ofnMOS 420 is coupled to ground. The drain ofnMOS 420 is further coupled to a source ofpMOS 430. A gate ofpMOS 430 is coupled to an output ofcontroller 450. A drain ofpMOS 430 is coupled to a first terminal ofC_bst 440 to provide an output voltage Vout. A second terminal ofC_bst 440 is coupled to ground. In some implementations,controller 450 can include a switch driver to drive the gate ofpMOS 430 when the boostLDO hybrid converter 400 is configured as a boost converter.Controller 450 can further include a buffer to drive the gate ofpMOS 430 when theconverter 400 is configured as a LDO. In an alternate implementation,controller 450 can include a configurable circuit that can be configured as a switch driver when theconverter 400 is in a boost mode or as a buffer when theconverter 400 is in a LDO mode. - In operation, when Vin is less than Vout, boost
LDO hybrid converter 400 is configured as a regular boost converter.Inductor 410,nMOS 420,pMOS 430, and C_bst are all on (or active) to boost Vin in order to generate Vout. When Vin is close to Vout, boostLDO hybrid converter 400 effectively goes into burst mode. In other words, boostLDO hybrid converter 400 may turn boost converter on for a few cycles, then turn boost converter off and wait for Vout to decay. - When Vout falls below Vin, boost
LDO hybrid converter 400 is configured as a LDO withinductor 410 in the loop,pMOS 430 remains on, andnMOS 420 is switched off. In other words,inductor 410,pMOS 430, andC_bst 440 are re-used in the LDO configuration. By re-usinginductor 410,pMOS 430, andC_bst 440 in the LDO configuration, boostLDO hybrid converter 400 does not require as much silicon area as the conventional hybrid converter designs discussed above. - Note that the LDO configuration retains
inductor 410 in the loop. Furthermore, even thoughnMOS 420 is turned off,nMOS 420 still has parasitic gate source capacitance (C_gs).FIG. 5 shows one implementation of a circuit model illustrating C_gs in the LDO configuration of the boostLDO hybrid converter 400 shown inFIG. 4 . InFIG. 5 ,circuit model 500 includes aninductor 510, a capacitor modeling a parasitic gatesource capacitance C_gs 520, apMOS P1 530, anoutput capacitor C_bst 540, and acontroller 550. Whileinductor 510,P1 530,C_bst 540, andcontroller 550 are similar toinductor 410,P1 430,C_bst 440, andcontroller 450, respectively,C_gs 520 is added in thecircuit model 500 to represent the parasitic gate source capacitance ofnMOS N1 420.Inductor 510 and parasitic gatesource capacitance C_gs 520 create double poles in the transfer function of thecircuit model 500 as shown below: -
Gm=gm/(1+s*gm*L+s{circumflex over ( )}2*L*C_gs) - The additional phase lag caused by the double poles severely affects the stability of the LDO loop. To compensate the loop, the bandwidth of
circuit model 500 may be limited to a very low value, resulting in very poor transient performance. Accordingly, a hybrid boost converter with compensation is provided to mitigate the impact on bandwidth as discussed in detail below. -
FIG. 6 shows one implementation of a hybrid boost converter with compensation that does not severely limit bandwidth.Hybrid converter 600 includes aninductor 610, annMOS 620, apMOS 630, anoutput capacitor 640, a controller 650, anerror amplifier 660, abuffer 670, acompensation network 680, and acurrent sensor 690.Inductor 610,nMOS 620,pMOS 630,output capacitor 640, and controller 650 are coupled to each other in a way similar to thehybrid boost converter 400 shown inFIG. 4 . Anoutput node 609 is further coupled to a negative input terminal oferror amplifier 660. A positive input terminal oferror amplifier 660 is configured to receive a reference voltage Vref. An output oferror amplifier 660 is coupled to a negative input terminal of controller 650.Current sensor 690 is coupled acrossinductor 610 to measure a current throughinductor 610. Thencurrent sensor 690 generates a voltage signal proportional to, or indicative of, the inductor current measured and input the voltage signal to a positive terminal of controller 650.Buffer 670 is added between an output of controller 650 andpMOS 630 to drive a gate ofpMOS 630. In some implementations,buffer 670 and controller 650 can be part of acontroller 655 ofhybrid converter 600. Alternatively,controller 655 can include a circuit configurable as a buffer in a LDO mode or a driver in a boost mode. Furthermore,compensation network 680 is coupled to the output of controller 650 to create one (1) zero and one (1) pole to compensate for the phase lag caused byinductor 610 and the parasitic gate source capacitance ofnMOS 520 as discussed above with reference toFIG. 5 . For example,compensation network 680 can include a RC (resistor-capacitor) network Type II compensator. - It should be appreciated that the components of
hybrid boost converter 600 described above form two control loops to controlhybrid converter 600 when operating as LDO. The two control loops are avoltage loop 602 and acurrent loop 604. Thevoltage loop 602 is formed byerror amplifier 660, controller 650,buffer 670,pMOS 630, andoutput capacitor 640. Thevoltage loop 602 is configured to regulate the output voltage Vout and to set a current reference or threshold for the current loop. Thecurrent loop 604 is formed byinductor 610,current sensor 690,compensation network 680, and controller 650. Thecurrent loop 604 is configured to regulate the inductor current to the current reference set by thevoltage loop 602. - With the
current loop 604, thehybrid converter 600 can compensate the parasitic capacitance when operating in LDO mode with theboost inductor 610 in thecurrent loop 604. Such dual loop control also helps stabilizinghybrid converter 600, allowinginductor 610 to be re-used in LDO mode. Further, the bandwidth achieved in this configuration can be orders of magnitude higher than the bandwidth of some of the conventional designs discussed above. -
FIG. 7 shows a flow diagram of one implementation of a process to provide a hybrid converter. The process can be implemented using semiconductor devices and circuits such as those shown inFIGS. 4 and 6 . The process begins atblock 710, where an input voltage is received at a first terminal of an inductor of a hybrid converter. Atblock 720, the process determines if an input voltage (Vin) is greater than an output voltage (Vout) of the hybrid converter. If Vin is not greater than Vout, then the process transitions to block 730, where the hybrid converter is configured into a boost converter to boost up Vin. If Vin is greater than Vout, then the process transitions to block 740, where the hybrid converter is configured into a LDO. In some implementations, the hybrid converter includes a current loop and a voltage loop to control the LDO such that the LDO can reuse the inductor of the hybrid converter while remaining substantially stable. - The previous description of the disclosure is provided to enable any person skilled in the art to make or use the disclosure. Various modifications to the disclosure will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other variations without departing from the spirit or scope of the disclosure. Thus, the disclosure is not intended to be limited to the examples described herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (19)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/937,947 US10411599B1 (en) | 2018-03-28 | 2018-03-28 | Boost and LDO hybrid converter with dual-loop control |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/937,947 US10411599B1 (en) | 2018-03-28 | 2018-03-28 | Boost and LDO hybrid converter with dual-loop control |
Publications (2)
Publication Number | Publication Date |
---|---|
US10411599B1 US10411599B1 (en) | 2019-09-10 |
US20190305683A1 true US20190305683A1 (en) | 2019-10-03 |
Family
ID=67845347
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/937,947 Active US10411599B1 (en) | 2018-03-28 | 2018-03-28 | Boost and LDO hybrid converter with dual-loop control |
Country Status (1)
Country | Link |
---|---|
US (1) | US10411599B1 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10795391B2 (en) * | 2015-09-04 | 2020-10-06 | Texas Instruments Incorporated | Voltage regulator wake-up |
US10591938B1 (en) | 2018-10-16 | 2020-03-17 | Qualcomm Incorporated | PMOS-output LDO with full spectrum PSR |
US10545523B1 (en) | 2018-10-25 | 2020-01-28 | Qualcomm Incorporated | Adaptive gate-biased field effect transistor for low-dropout regulator |
US11372436B2 (en) | 2019-10-14 | 2022-06-28 | Qualcomm Incorporated | Simultaneous low quiescent current and high performance LDO using single input stage and multiple output stages |
US20230029559A1 (en) * | 2021-07-27 | 2023-02-02 | Texas Instruments Incorporated | Output regulated boost converter |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040027097A1 (en) * | 2002-08-09 | 2004-02-12 | Motorola, Inc. | Open loop inductor current control system and method |
US20050206444A1 (en) * | 2004-03-22 | 2005-09-22 | Perez Raul A | Methods and systems for decoupling the stabilization of two loops |
US20070057655A1 (en) * | 2004-07-20 | 2007-03-15 | Ricoh Company, Ltd. | Switching regulator, power supply circuit and secondary cell charging circuit including the same |
US20080211467A1 (en) * | 2007-03-03 | 2008-09-04 | Richtek Technology, Corporation | Method and circuit for reducing switching ringing in switching regulator |
US20090010035A1 (en) * | 2007-07-06 | 2009-01-08 | Advanced Analogic Technologies, Inc. | Boost and up-down switching regulator with synchronous freewheeling MOSFET |
US20090243568A1 (en) * | 2008-03-28 | 2009-10-01 | Monolithic Power Systems, Inc. | Method and apparatus for synchronous boost voltage regulators with active negative current modulation |
US20120187897A1 (en) * | 2011-01-24 | 2012-07-26 | Intersil Americas Inc. | Battery charger for use with low voltage energy harvesting device |
US20120229111A1 (en) * | 2009-09-11 | 2012-09-13 | Emir Serdarevic | Voltage Transformer and Method for Transforming Voltage |
US20150028828A1 (en) * | 2013-07-29 | 2015-01-29 | Anpec Electronics Corporation | Voltage conversion circuit and electronic system using the same |
US20150160668A1 (en) * | 2012-07-06 | 2015-06-11 | Freescale Semiconductor, Inc. | Voltage reculator circuit and method therefor |
Family Cites Families (80)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5631598A (en) | 1995-06-07 | 1997-05-20 | Analog Devices, Inc. | Frequency compensation for a low drop-out regulator |
JP3394133B2 (en) | 1996-06-12 | 2003-04-07 | 沖電気工業株式会社 | Boost circuit |
US6046577A (en) | 1997-01-02 | 2000-04-04 | Texas Instruments Incorporated | Low-dropout voltage regulator incorporating a current efficient transient response boost circuit |
US6147550A (en) | 1998-01-23 | 2000-11-14 | National Semiconductor Corporation | Methods and apparatus for reliably determining subthreshold current densities in transconducting cells |
US6188211B1 (en) | 1998-05-13 | 2001-02-13 | Texas Instruments Incorporated | Current-efficient low-drop-out voltage regulator with improved load regulation and frequency response |
US6188212B1 (en) | 2000-04-28 | 2001-02-13 | Burr-Brown Corporation | Low dropout voltage regulator circuit including gate offset servo circuit powered by charge pump |
US6359427B1 (en) | 2000-08-04 | 2002-03-19 | Maxim Integrated Products, Inc. | Linear regulators with low dropout and high line regulation |
US6522111B2 (en) | 2001-01-26 | 2003-02-18 | Linfinity Microelectronics | Linear voltage regulator using adaptive biasing |
DE10119858A1 (en) | 2001-04-24 | 2002-11-21 | Infineon Technologies Ag | voltage regulators |
US6586917B1 (en) | 2001-10-19 | 2003-07-01 | National Semiconductor Corporation | Battery charger shunt regulator with dual feedback control |
US6791390B2 (en) | 2002-05-28 | 2004-09-14 | Semiconductor Components Industries, L.L.C. | Method of forming a voltage regulator semiconductor device having feedback and structure therefor |
US6617832B1 (en) | 2002-06-03 | 2003-09-09 | Texas Instruments Incorporated | Low ripple scalable DC-to-DC converter circuit |
EP1378808B1 (en) | 2002-07-05 | 2008-02-20 | Dialog Semiconductor GmbH | LDO regulator with wide output load range and fast internal loop |
EP1439444A1 (en) | 2003-01-16 | 2004-07-21 | Dialog Semiconductor GmbH | Low drop out voltage regulator having a cascode structure |
TWI233543B (en) | 2003-10-01 | 2005-06-01 | Mediatek Inc | Fast-disabled voltage regulator circuit with low-noise feedback loop |
US6975099B2 (en) | 2004-02-27 | 2005-12-13 | Texas Instruments Incorporated | Efficient frequency compensation for linear voltage regulators |
US7095257B2 (en) | 2004-05-07 | 2006-08-22 | Sige Semiconductor (U.S.), Corp. | Fast low drop out (LDO) PFET regulator circuit |
US7218082B2 (en) | 2005-01-21 | 2007-05-15 | Linear Technology Corporation | Compensation technique providing stability over broad range of output capacitor values |
US7327125B2 (en) | 2005-02-17 | 2008-02-05 | Qualcomm Incorporated | Power supply circuit having voltage control loop and current control loop |
JP4546320B2 (en) | 2005-04-19 | 2010-09-15 | 株式会社リコー | Constant voltage power supply circuit and control method of constant voltage power supply circuit |
JP2006318327A (en) | 2005-05-16 | 2006-11-24 | Fuji Electric Device Technology Co Ltd | Differential amplification circuit and series regulator |
TWI307002B (en) | 2005-12-15 | 2009-03-01 | Realtek Semiconductor Corp | Bandgap voltage generating circuit and relevant device using the same |
JP4804975B2 (en) | 2006-03-22 | 2011-11-02 | エルピーダメモリ株式会社 | Reference potential generating circuit and semiconductor memory device having the same |
US7504814B2 (en) | 2006-09-18 | 2009-03-17 | Analog Integrations Corporation | Current generating apparatus and feedback-controlled system utilizing the current generating apparatus |
US8294441B2 (en) | 2006-11-13 | 2012-10-23 | Decicon, Inc. | Fast low dropout voltage regulator circuit |
US7598716B2 (en) | 2007-06-07 | 2009-10-06 | Freescale Semiconductor, Inc. | Low pass filter low drop-out voltage regulator |
US7633280B2 (en) | 2008-01-11 | 2009-12-15 | Texas Instruments Incorporated | Low drop voltage regulator with instant load regulation and method |
US8072196B1 (en) | 2008-01-15 | 2011-12-06 | National Semiconductor Corporation | System and method for providing a dynamically configured low drop out regulator with zero quiescent current and fast transient response |
US7777475B2 (en) | 2008-01-29 | 2010-08-17 | International Business Machines Corporation | Power supply insensitive PTAT voltage generator |
US7548051B1 (en) | 2008-02-21 | 2009-06-16 | Mediatek Inc. | Low drop out voltage regulator |
US7768351B2 (en) | 2008-06-25 | 2010-08-03 | Texas Instruments Incorporated | Variable gain current input amplifier and method |
US7710090B1 (en) | 2009-02-17 | 2010-05-04 | Freescale Semiconductor, Inc. | Series regulator with fold-back over current protection circuit |
US7893670B2 (en) | 2009-02-20 | 2011-02-22 | Standard Microsystems Corporation | Frequency compensation scheme for stabilizing the LDO using external NPN in HV domain |
KR20100138146A (en) | 2009-06-24 | 2010-12-31 | 삼성전자주식회사 | High efficiency charge pump |
WO2011006979A1 (en) | 2009-07-16 | 2011-01-20 | St-Ericsson (Grenoble) Sas | Low-dropout regulator |
US8598854B2 (en) | 2009-10-20 | 2013-12-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | LDO regulators for integrated applications |
US8248150B2 (en) | 2009-12-29 | 2012-08-21 | Texas Instruments Incorporated | Passive bootstrapped charge pump for NMOS power device based regulators |
US8841893B2 (en) | 2010-12-16 | 2014-09-23 | International Business Machines Corporation | Dual-loop voltage regulator architecture with high DC accuracy and fast response time |
CN102857097B (en) | 2011-06-30 | 2019-05-17 | 意法半导体研发(深圳)有限公司 | High-efficiency boost converter |
US8624568B2 (en) | 2011-09-30 | 2014-01-07 | Texas Instruments Incorporated | Low noise voltage regulator and method with fast settling and low-power consumption |
US8810224B2 (en) | 2011-10-21 | 2014-08-19 | Qualcomm Incorporated | System and method to regulate voltage |
US20130221940A1 (en) | 2012-02-24 | 2013-08-29 | Shouli Yan | Linear regulator |
JP5898589B2 (en) | 2012-08-10 | 2016-04-06 | 株式会社東芝 | DC-DC converter control circuit and DC-DC converter |
US9213382B2 (en) | 2012-09-12 | 2015-12-15 | Intel Corporation | Linear voltage regulator based on-die grid |
US8981739B2 (en) | 2012-09-26 | 2015-03-17 | Nxp B.V. | Low power low dropout linear voltage regulator |
US10013003B2 (en) | 2012-11-16 | 2018-07-03 | Linear Technology Corporation | Feed forward current mode switching regulator with improved transient response |
US9274534B2 (en) | 2012-12-21 | 2016-03-01 | Advanced Micro Devices, Inc. | Feed-forward compensation for low-dropout voltage regulator |
US10698432B2 (en) | 2013-03-13 | 2020-06-30 | Intel Corporation | Dual loop digital low drop regulator and current sharing control apparatus for distributable voltage regulators |
US20140266103A1 (en) | 2013-03-15 | 2014-09-18 | Qualcomm Incorporated | Digitally assisted regulation for an integrated capless low-dropout (ldo) voltage regulator |
TWI494735B (en) | 2013-04-15 | 2015-08-01 | Novatek Microelectronics Corp | Compensation module and voltage regulation device |
US9223329B2 (en) | 2013-04-18 | 2015-12-29 | Stmicroelectronics S.R.L. | Low drop out voltage regulator with operational transconductance amplifier and related method of generating a regulated voltage |
US9543826B2 (en) | 2013-06-21 | 2017-01-10 | Anpec Electronics Corporation | Audible noise avoiding circuit and DC-DC boost converter having the same |
US10958176B2 (en) | 2013-10-14 | 2021-03-23 | Texas Instruments Incorporated | Systems and methods of CCM primary-side regulation |
US9408258B2 (en) | 2013-10-24 | 2016-08-02 | Osram Sylvania Inc. | Power line communication for lighting systems |
US9535439B2 (en) | 2013-11-08 | 2017-01-03 | Texas Instruments Incorporated | LDO current limit control with sense and control transistors |
US9239584B2 (en) | 2013-11-19 | 2016-01-19 | Tower Semiconductor Ltd. | Self-adjustable current source control circuit for linear regulators |
US9639133B2 (en) | 2013-12-16 | 2017-05-02 | Intel Corporation | Accurate power-on detector |
US9645591B2 (en) | 2014-01-09 | 2017-05-09 | Qualcomm Incorporated | Charge sharing linear voltage regulator |
US9753474B2 (en) | 2014-01-14 | 2017-09-05 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Low-power low-dropout voltage regulators with high power supply rejection and fast settling performance |
US9312824B2 (en) | 2014-01-14 | 2016-04-12 | Intel Deutschland Gmbh | Low noise low-dropout regulator |
US9383618B2 (en) | 2014-02-05 | 2016-07-05 | Intersil Americas LLC | Semiconductor structures for enhanced transient response in low dropout (LDO) voltage regulators |
US11095216B2 (en) | 2014-05-30 | 2021-08-17 | Qualcomm Incorporated | On-chip dual-supply multi-mode CMOS regulators |
US9632519B2 (en) | 2014-06-16 | 2017-04-25 | Linear Technology Corporation | Class AB inverting driver for PNP bipolar transistor LDO regulator |
US9983607B2 (en) | 2014-11-04 | 2018-05-29 | Microchip Technology Incorporated | Capacitor-less low drop-out (LDO) regulator |
ITUB20151005A1 (en) | 2015-05-27 | 2016-11-27 | St Microelectronics Srl | VOLTAGE REGULATOR WITH IMPROVED ELECTRICAL CHARACTERISTICS AND CORRESPONDING CONTROL METHOD |
JP2017085725A (en) | 2015-10-26 | 2017-05-18 | ローム株式会社 | Step-down dc/dc converter, control circuit thereof, and on-vehicle power supply device |
US9588541B1 (en) | 2015-10-30 | 2017-03-07 | Qualcomm Incorporated | Dual loop regulator circuit |
DE102016200390B4 (en) | 2016-01-14 | 2018-04-12 | Dialog Semiconductor (Uk) Limited | Voltage regulator with bypass mode and corresponding procedure |
US10126766B2 (en) | 2016-01-26 | 2018-11-13 | Samsung Electronics Co., Ltd. | Low dropout voltage (LDO) regulator including a dual loop circuit and an application processor and a user device including the same |
US9684325B1 (en) | 2016-01-28 | 2017-06-20 | Qualcomm Incorporated | Low dropout voltage regulator with improved power supply rejection |
JP2017134743A (en) | 2016-01-29 | 2017-08-03 | 株式会社東芝 | Regulator circuit |
US9740225B1 (en) | 2016-02-24 | 2017-08-22 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Low dropout regulator with replica feedback frequency compensation |
US9778672B1 (en) | 2016-03-31 | 2017-10-03 | Qualcomm Incorporated | Gate boosted low drop regulator |
US9886048B2 (en) | 2016-05-04 | 2018-02-06 | Qualcomm Incorporated | Headroom control in regulator systems |
US10175706B2 (en) | 2016-06-17 | 2019-01-08 | Qualcomm Incorporated | Compensated low dropout with high power supply rejection ratio and short circuit protection |
US10078342B2 (en) | 2016-06-24 | 2018-09-18 | International Business Machines Corporation | Low dropout voltage regulator with variable load compensation |
US9946283B1 (en) | 2016-10-18 | 2018-04-17 | Qualcomm Incorporated | Fast transient response low-dropout (LDO) regulator |
DE102017201705B4 (en) | 2017-02-02 | 2019-03-14 | Dialog Semiconductor (Uk) Limited | Voltage regulator with output capacitor measurement |
US10013005B1 (en) | 2017-08-31 | 2018-07-03 | Xilinx, Inc. | Low voltage regulator |
US10338620B2 (en) | 2017-11-15 | 2019-07-02 | Infineon Technologies Ag | Feedback circuit for regulation loops |
-
2018
- 2018-03-28 US US15/937,947 patent/US10411599B1/en active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040027097A1 (en) * | 2002-08-09 | 2004-02-12 | Motorola, Inc. | Open loop inductor current control system and method |
US20050206444A1 (en) * | 2004-03-22 | 2005-09-22 | Perez Raul A | Methods and systems for decoupling the stabilization of two loops |
US20070057655A1 (en) * | 2004-07-20 | 2007-03-15 | Ricoh Company, Ltd. | Switching regulator, power supply circuit and secondary cell charging circuit including the same |
US20080211467A1 (en) * | 2007-03-03 | 2008-09-04 | Richtek Technology, Corporation | Method and circuit for reducing switching ringing in switching regulator |
US20090010035A1 (en) * | 2007-07-06 | 2009-01-08 | Advanced Analogic Technologies, Inc. | Boost and up-down switching regulator with synchronous freewheeling MOSFET |
US20090243568A1 (en) * | 2008-03-28 | 2009-10-01 | Monolithic Power Systems, Inc. | Method and apparatus for synchronous boost voltage regulators with active negative current modulation |
US20120229111A1 (en) * | 2009-09-11 | 2012-09-13 | Emir Serdarevic | Voltage Transformer and Method for Transforming Voltage |
US20120187897A1 (en) * | 2011-01-24 | 2012-07-26 | Intersil Americas Inc. | Battery charger for use with low voltage energy harvesting device |
US20150160668A1 (en) * | 2012-07-06 | 2015-06-11 | Freescale Semiconductor, Inc. | Voltage reculator circuit and method therefor |
US20150028828A1 (en) * | 2013-07-29 | 2015-01-29 | Anpec Electronics Corporation | Voltage conversion circuit and electronic system using the same |
Also Published As
Publication number | Publication date |
---|---|
US10411599B1 (en) | 2019-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10411599B1 (en) | Boost and LDO hybrid converter with dual-loop control | |
US10666272B2 (en) | COT control circuit and associated DC-DC converter | |
US9811101B2 (en) | Power converter and method for regulating line transient response of the power converter | |
US7843186B2 (en) | Switching regulator having high speed response | |
US7375503B2 (en) | System for current sensing in switched DC-to-DC converters | |
US7522432B2 (en) | Switching regulator and control circuit and method used therein | |
US8502516B2 (en) | Voltage adjustment module and power supply device | |
US10581326B2 (en) | Power converters and compensation circuits thereof | |
JP2005086931A (en) | Switching power supply and semiconductor integrated circuit used for it | |
JP2004064994A (en) | Switching power supply and switching power supply system | |
US9104221B2 (en) | Power supply module, electronic device including the same and power supply method | |
US9595866B2 (en) | Hysteretic switching regulator including a power converting unit and a switch driving unit | |
JP2009303317A (en) | Reference voltage generating circuit and dc-dc converter with that reference voltage generating circuit | |
US9712041B2 (en) | Apparatuses and methods for over-current protection of DC-DC voltage converters | |
TW201618454A (en) | Multi-stage amplifier | |
US11128215B2 (en) | Direct current voltage step-down regulation circuit structure | |
US7352161B2 (en) | Burst-mode switching voltage regulator with ESR compensation | |
KR102068843B1 (en) | Dc-dc converter | |
JP2010081749A (en) | Circuit and method for controlling dc-dc converter | |
US8436681B2 (en) | Voltage regulation circuit | |
US8258828B2 (en) | Summation circuit in DC-DC converter | |
JP5320948B2 (en) | DC-DC converter | |
US20210159796A1 (en) | Switching regulator based on load estimation and operating method thereof | |
JP2011067025A (en) | Dc-dc converter | |
Du et al. | Design of a synchronous boost DC–DC converter with constant current mode control in MPP |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: QUALCOMM INCORPORATED, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHI, CHUNLEI;LERDWORATAWEE, JONGRIT;PU, YU;SIGNING DATES FROM 20180427 TO 20180430;REEL/FRAME:045703/0732 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |