US20190172529A1 - High Density Split-Gate Memory Cell - Google Patents
High Density Split-Gate Memory Cell Download PDFInfo
- Publication number
- US20190172529A1 US20190172529A1 US16/273,337 US201916273337A US2019172529A1 US 20190172529 A1 US20190172529 A1 US 20190172529A1 US 201916273337 A US201916273337 A US 201916273337A US 2019172529 A1 US2019172529 A1 US 2019172529A1
- Authority
- US
- United States
- Prior art keywords
- region
- insulated
- channel region
- disposed over
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 claims abstract description 45
- 230000008878 coupling Effects 0.000 claims description 50
- 238000010168 coupling process Methods 0.000 claims description 50
- 238000005859 coupling reaction Methods 0.000 claims description 50
- 239000000463 material Substances 0.000 claims description 21
- 238000002955 isolation Methods 0.000 claims description 17
- 239000004065 semiconductor Substances 0.000 claims description 10
- 238000009413 insulation Methods 0.000 abstract description 12
- 238000000034 method Methods 0.000 abstract description 3
- 239000004020 conductor Substances 0.000 abstract 1
- 239000010410 layer Substances 0.000 description 16
- 230000008021 deposition Effects 0.000 description 9
- 239000012774 insulation material Substances 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000002784 hot electron Substances 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 230000005689 Fowler Nordheim tunneling Effects 0.000 description 1
- 108010011935 Poly 18 antigen Proteins 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/419—Read-write [R-W] circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0441—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing multiple floating gate devices, e.g. separate read-and-write FAMOS transistors with connected floating gates
- G11C16/0458—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing multiple floating gate devices, e.g. separate read-and-write FAMOS transistors with connected floating gates comprising two or more independent floating gates which store independent data
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
-
- H01L21/28273—
-
- H01L27/11521—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
- H01L29/42328—Gate electrodes for transistors with a floating gate with at least one additional gate other than the floating gate and the control gate, e.g. program gate, erase gate or select gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7887—Programmable transistors with more than two possible different levels of programmation
Definitions
- the present invention relates to non-volatile memory cell arrays.
- split-gate memory cells as an array of such cells, where the memory cells are formed in pairs, where each pair of memory cells shares a common erase gate and a common source region.
- U.S. Pat. No. 7,868,375 (which is incorporated herein by reference for all purposes) discloses such a memory array.
- FIG. 1 illustrates a conventional pair of split-gate memory cells 1 .
- Each memory cell 1 includes a source region (source line) 2 and a drain region (bit line) 3 , with a channel region 4 defined in the substrate there between.
- a floating gate 5 is disposed over and insulated from a first portion of the channel region 4
- a word line gate 6 is disposed over and insulated from a second portion of the channel region 4 .
- a coupling gate 7 is formed over and insulated from the floating gate 5 .
- An erase gate 8 is formed over and insulated from the source region 2 .
- the floating gate 5 for each cell is programmed by injecting electrons from a stream of electrons travelling along the channel region 4 up onto the floating gate 5 (via hot electron injection). This is illustrated in FIG. 1 by the electron arrow traveling along the channel region 4 , and then up through the insulation material to the floating gate 5 .
- the floating gate 5 is erased by inducing tunneling of electrons from the floating gate 5 to the erase gate 8 (through Fowler Nordheim tunneling). This is illustrated in FIG. 1 by the electron arrow traveling from the floating gate 5 , through the insulation, to the erase gate 8 .
- One non-limiting example of the erase, read and program voltages is illustrated in FIG.
- each memory cell is individually read by placing a positive voltage on that cell's word line gate to turn on the channel region portion below, and measuring the conductivity of its channel region (which is affected by whether or not the cell's floating gate is programmed with electrons which dictates whether the underlying channel region portion is conductive).
- Each memory cell is individually programmed by streaming electrons along its channel region and coupling a high positive voltage to its floating gate.
- a memory device includes a substrate of semiconductor material of a first conductivity type, spaced apart isolation regions formed on the substrate which are substantially parallel to one another and extend in a first direction, with an active region between each pair of adjacent isolation regions also extending in the first direction.
- Each of the active regions includes a plurality of pairs of memory cells, each of the memory cell pairs including first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type, with a continuous channel region in the substrate extending between the first and second regions, a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region, a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region, an erase gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions, a first coupling gate disposed over and insulated from the first floating gate, and a second coupling gate disposed over and insulated from the second floating gate.
- Control circuitry is configured to read one of the pairs of memory cells by applying to the one pair of memory cells a zero voltage to the first region, a positive voltage to the second region, a zero or positive voltage to the first coupling gate, a positive voltage to the second coupling gate, and a positive voltage to the erase gate; and by detecting an electrical current through the channel region.
- a memory device includes a substrate of semiconductor material of a first conductivity type, spaced apart isolation regions formed on the substrate which are substantially parallel to one another and extend in a first direction, with an active region between each pair of adjacent isolation regions also extending in the first direction.
- Each of the active regions includes a plurality of pairs of memory cells, each of the memory cell pairs including first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type, with a continuous channel region in the substrate extending between the first and second regions, a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region, a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region, an erase gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions, a first coupling gate disposed over and insulated from the first floating gate, and a second coupling gate disposed over and insulated from the second floating gate.
- Control circuitry is configured to program one of the pairs of memory cells by applying to the one pair of memory cells a first positive voltage to the first region, a current to the second region, a second positive voltage to the first coupling gate, a third positive voltage to the second coupling gate, and a fourth positive voltage to the erase gate.
- a memory device includes a substrate of semiconductor material of a first conductivity type, spaced apart isolation regions formed on the substrate which are substantially parallel to one another and extend in a first direction, with an active region between each pair of adjacent isolation regions also extending in the first direction.
- Each of the active regions includes a plurality of pairs of memory cells, each of the memory cell pairs including first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type, with a continuous channel region in the substrate extending between the first and second regions, a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region, a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region, an erase gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions, a first coupling gate disposed over and insulated from the first floating gate, and a second coupling gate disposed over and insulated from the second floating gate.
- Control circuitry is configured to erase one of the pairs of memory cells by applying to the one pair of memory cells a zero voltage to the first region, a zero voltage to the second region, a first negative voltage to the first coupling gate, a second negative voltage to the second coupling gate, and a positive voltage to the erase gate.
- a memory device includes a substrate of semiconductor material of a first conductivity type, spaced apart isolation regions formed on the substrate which are substantially parallel to one another and extend in a first direction, with an active region between each pair of adjacent isolation regions also extending in the first direction.
- Each of the active regions includes a plurality of pairs of memory cells, each of the memory cell pairs including first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type, with a continuous channel region in the substrate extending between the first and second regions, a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region, a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region, an erase gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions, a first coupling gate disposed over and insulated from the first floating gate, and a second coupling gate disposed over and insulated from the second floating gate.
- Control circuitry is configured to erase one memory cell of a pair of memory cells by applying to the one pair of memory cells a zero voltage to the first region, a zero voltage to the second region, a first negative voltage to the first coupling gate, a zero or positive voltage to the second coupling gate, and a positive voltage to the erase gate.
- FIG. 1 is a side cross sectional view showing conventional memory cells.
- FIG. 2 is a table showing erase, read and program voltages for the conventional memory cells.
- FIG. 3 is a side cross sectional view showing a pair of memory cells according to the present invention.
- FIG. 4 is a table showing erase, program and read voltages for the pair of memory cells according to the present invention.
- FIGS. 5A-5E are side cross sectional views showing the sequence of steps in forming the memory cells of the present invention.
- the present invention is a memory cell configuration which can be scaled to smaller sizes by the elimination of the source region and the word line gate.
- a pair of memory cells according the present invention is illustrated in FIG. 3 .
- Each memory cell 10 A and 10 B respectively includes a drain region (bit line BL) 12 A and 12 B, a floating gate FG 14 A and 14 B over a portion of the channel region 16 , a coupling gate CG 18 A and 18 B over the floating gate 14 A or 14 B, and an erase gate EG 20 over another portion of the channel region 16 (the erase gate 20 is shared by the pair of memory cells).
- the two memory cells 10 A and 10 B share a single continuous channel region 16 that extends between the two drain regions 12 A and 12 B, the conductivity of which is controlled by both floating gates 14 A and 14 B of both memory cells 10 A and 10 B, and the common erase gate 20 .
- the drain regions 12 A/ 12 B and channel region 16 are formed in a semiconductor substrate 22 (e.g. P type substrate or P type well in an N type substrate).
- FIG. 4 A non-limiting example of the erase, read and program voltages are illustrated in FIG. 4 .
- Erasing the pair of memory cells is performed by placing a relatively high positive voltage (e.g. 8V) on the erase gate 20 , and a relatively high negative voltage (e.g. ⁇ 8V) on both coupling gates 18 A and 18 B. Electrons on the floating gates 14 A/ 14 B will tunnel through the intervening insulation material from the floating gates to the erase gate.
- erasing a memory cell of a pair of memory cells is performed by placing a relatively high positive voltage (e.g. 8V) on the erase gate 20 , and a relatively high negative voltage (e.g. ⁇ 8V) on coupling gate 18 A and a zero or positive voltage (e.g., 0-5V) on coupling gate 18 B.
- a relatively high positive voltage e.g. 8V
- a relatively high negative voltage e.g. ⁇ 8V
- Cell 10 A is programmed by placing a relatively high positive voltage (e.g. 8-10V) on its coupling gate 18 A, a relatively low positive voltage (e.g. 2-3V) on the other cell's coupling gate 18 B, and a relatively low positive voltage on the erase gate 20 (e.g. 1-2V).
- a positive voltage e.g. 5V
- an electron source is applied on the other cell's bit line 12 B (e.g. 1-2 ⁇ A)
- electrons from bit line 12 B will travel along the channel region under coupling gate 18 B and erase gate 20 , because the underlying channel region portions are turned on (i.e.
- Cell 10 A is read by placing a relatively low voltage (e.g. 1-3V) on the erase gate 20 to turn on the portion of the channel region 16 under erase gate 20 .
- a high enough voltage is applied to coupling gate 18 B (e.g. 3-5V) such that it is coupled to floating gate 14 B to turn on the portion of the channel region under floating gate 14 B.
- a relatively low positive voltage is applied to bit line 12 B (e.g. 1V), and relatively low positive voltage applied to coupling gate 18 A (e.g., 0-3V) and no or ground voltage applied to bitline 12 A.
- bit line 12 B e.g. 1V
- relatively low positive voltage applied to coupling gate 18 A e.g., 0-3V
- no or ground voltage applied to bitline 12 A e.g.
- Cell 10 B is read by swapping the relevant voltages for bit lines 12 A/ 12 B and coupling gates 18 A/ 18 B.
- the memory cell configuration of FIG. 3 allows for a smaller cell size because there is no source region and no word line gate (i.e. spacing between floating gates in the bit line direction can be scaled down further due to the absence of any source diffusion).
- the memory cell pair 10 A/ 10 B is easier to make with fewer masking steps.
- FIGS. 5A-5E The formation of memory cell pair 10 A/ 10 B is now described with reference to FIGS. 5A-5E .
- STI isolation regions are formed by forming trenches into the substrate and filling them with insulation material 24 (e.g. STI insulation) such as oxide.
- insulation material 24 e.g. STI insulation
- a floating gate oxide layer 26 is formed over the substrate 22 , followed by polysilicon deposition and CMP etch back to form a poly layer 14 (FG poly layer) that eventually will constitute the floating gates 14 A/ 14 B.
- FIG. 5A a cross section view in the coupling gate direction).
- An ONO insulation layer 28 (oxide-nitride-oxide) is formed on the FG poly layer 14 , followed by poly deposition and etch back to form a poly layer 18 (CG poly layer) that will form the coupling gates 18 A/ 18 B.
- a hard mask 30 is formed over the CG poly layer 18 , and is patterned using photolithography to selectively expose the CG poly layer 18 .
- Poly/ONO etches are then used to form trenches 32 that extend through the CG poly layer 18 and the ONO layer 28 .
- FIG. 5B a cross section view in the bit line direction—orthogonal to the view of FIG. 5A ).
- a coupling gate sidewall HTO deposition and anneal is performed, followed by a nitride deposition and etch that leaves nitride spacers 34 along the sidewalls of the trenches 32 .
- a poly etch is performed to extend the trenches through the FG poly layer 14 . The resulting structure is shown FIG. 5C .
- a tunnel oxide layer 36 at the bottom of the trenches 32 along the exposed ends of the FG poly layer 14 is formed by oxide deposition/formation followed by anneal.
- the trenches 32 are then filled with blocks of polysilicon (EG poly blocks 20 ) by polysilicon deposition followed by CMP etch back.
- this poly deposition and etch back are used to form the gates of such logic devices.
- the resulting structure is shown in FIG. 5D .
- the hard mask 30 is patterned again by photolithography to leave portions of the CG poly 18 exposed.
- the exposed portions of the CG poly layer 18 , ONO 28 , and FG poly 14 are etched to form second trenches 38 that alternate with the first trenches 32 (i.e. the first and second trenches alternate each other such that each second trench 38 is disposed between a pair of adjacent first trenches 32 , and vice versa).
- An LDD implant is performed to form the drain (bit line) regions 12 in the substrate 22 under the second trenches 38 .
- Oxide layer 26 at the bottom of trenches 38 can be removed before or after the LDD implant.
- Nitride deposition and etch back are used to form nitride spacers 40 along the sidewalls of second trenches 38 .
- the resulting structure (containing all the above described components of the memory cell pair of the present invention) is shown in FIG. 5E .
- adjacent includes “directly adjacent” (no intermediate materials, elements or space disposed there between) and “indirectly adjacent” (intermediate materials, elements or space disposed there between)
- mounted to includes “directly mounted to” (no intermediate materials, elements or space disposed there between) and “indirectly mounted to” (intermediate materials, elements or spaced disposed there between)
- electrically coupled includes “directly electrically coupled to” (no intermediate materials or elements there between that electrically connect the elements together) and “indirectly electrically coupled to” (intermediate materials or elements there between that electrically connect the elements together).
- forming an element “over a substrate” can include forming the element directly on the substrate with no intermediate materials/elements there between, as well as forming the element indirectly on the substrate with one or more intermediate materials/elements there between.
Abstract
Description
- This application claims the benefit of U.S. patent application Ser. No. 15/002,302, filed Jan. 20, 2016, which claims priority to U.S. Provisional Application No. 62/106,477, filed Jan. 22, 2015.
- The present invention relates to non-volatile memory cell arrays.
- It is well known in the art to form split-gate memory cells as an array of such cells, where the memory cells are formed in pairs, where each pair of memory cells shares a common erase gate and a common source region. For example, U.S. Pat. No. 7,868,375 (which is incorporated herein by reference for all purposes) discloses such a memory array.
-
FIG. 1 illustrates a conventional pair of split-gatememory cells 1. Eachmemory cell 1 includes a source region (source line) 2 and a drain region (bit line) 3, with achannel region 4 defined in the substrate there between. Afloating gate 5 is disposed over and insulated from a first portion of thechannel region 4, and a word line gate 6 is disposed over and insulated from a second portion of thechannel region 4. A coupling gate 7 is formed over and insulated from thefloating gate 5. An erase gate 8 is formed over and insulated from thesource region 2. - The
floating gate 5 for each cell is programmed by injecting electrons from a stream of electrons travelling along thechannel region 4 up onto the floating gate 5 (via hot electron injection). This is illustrated inFIG. 1 by the electron arrow traveling along thechannel region 4, and then up through the insulation material to thefloating gate 5. Thefloating gate 5 is erased by inducing tunneling of electrons from thefloating gate 5 to the erase gate 8 (through Fowler Nordheim tunneling). This is illustrated inFIG. 1 by the electron arrow traveling from thefloating gate 5, through the insulation, to the erase gate 8. One non-limiting example of the erase, read and program voltages is illustrated inFIG. 2 , where the selected (Sel.) lines are those containing the memory cell being operated on and the unselected (Unsel.) lines are those not containing the memory cell being operated on. Each memory cell is individually read by placing a positive voltage on that cell's word line gate to turn on the channel region portion below, and measuring the conductivity of its channel region (which is affected by whether or not the cell's floating gate is programmed with electrons which dictates whether the underlying channel region portion is conductive). Each memory cell is individually programmed by streaming electrons along its channel region and coupling a high positive voltage to its floating gate. - Given the number of gates in this cell design, it is challenging to scale down the memory cells in size.
- The aforementioned issues are addressed by a memory device includes a substrate of semiconductor material of a first conductivity type, spaced apart isolation regions formed on the substrate which are substantially parallel to one another and extend in a first direction, with an active region between each pair of adjacent isolation regions also extending in the first direction. Each of the active regions includes a plurality of pairs of memory cells, each of the memory cell pairs including first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type, with a continuous channel region in the substrate extending between the first and second regions, a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region, a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region, an erase gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions, a first coupling gate disposed over and insulated from the first floating gate, and a second coupling gate disposed over and insulated from the second floating gate. Control circuitry is configured to read one of the pairs of memory cells by applying to the one pair of memory cells a zero voltage to the first region, a positive voltage to the second region, a zero or positive voltage to the first coupling gate, a positive voltage to the second coupling gate, and a positive voltage to the erase gate; and by detecting an electrical current through the channel region.
- A memory device includes a substrate of semiconductor material of a first conductivity type, spaced apart isolation regions formed on the substrate which are substantially parallel to one another and extend in a first direction, with an active region between each pair of adjacent isolation regions also extending in the first direction. Each of the active regions includes a plurality of pairs of memory cells, each of the memory cell pairs including first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type, with a continuous channel region in the substrate extending between the first and second regions, a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region, a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region, an erase gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions, a first coupling gate disposed over and insulated from the first floating gate, and a second coupling gate disposed over and insulated from the second floating gate. Control circuitry is configured to program one of the pairs of memory cells by applying to the one pair of memory cells a first positive voltage to the first region, a current to the second region, a second positive voltage to the first coupling gate, a third positive voltage to the second coupling gate, and a fourth positive voltage to the erase gate.
- A memory device includes a substrate of semiconductor material of a first conductivity type, spaced apart isolation regions formed on the substrate which are substantially parallel to one another and extend in a first direction, with an active region between each pair of adjacent isolation regions also extending in the first direction. Each of the active regions includes a plurality of pairs of memory cells, each of the memory cell pairs including first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type, with a continuous channel region in the substrate extending between the first and second regions, a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region, a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region, an erase gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions, a first coupling gate disposed over and insulated from the first floating gate, and a second coupling gate disposed over and insulated from the second floating gate. Control circuitry is configured to erase one of the pairs of memory cells by applying to the one pair of memory cells a zero voltage to the first region, a zero voltage to the second region, a first negative voltage to the first coupling gate, a second negative voltage to the second coupling gate, and a positive voltage to the erase gate.
- A memory device includes a substrate of semiconductor material of a first conductivity type, spaced apart isolation regions formed on the substrate which are substantially parallel to one another and extend in a first direction, with an active region between each pair of adjacent isolation regions also extending in the first direction. Each of the active regions includes a plurality of pairs of memory cells, each of the memory cell pairs including first and second regions spaced apart in the substrate and having a second conductivity type different than the first conductivity type, with a continuous channel region in the substrate extending between the first and second regions, a first floating gate disposed over and insulated from a first portion of the channel region adjacent to the first region, a second floating gate disposed over and insulated from a second portion of the channel region adjacent to the second region, an erase gate disposed over and insulated from a third portion of the channel region between the first and second channel region portions, a first coupling gate disposed over and insulated from the first floating gate, and a second coupling gate disposed over and insulated from the second floating gate. Control circuitry is configured to erase one memory cell of a pair of memory cells by applying to the one pair of memory cells a zero voltage to the first region, a zero voltage to the second region, a first negative voltage to the first coupling gate, a zero or positive voltage to the second coupling gate, and a positive voltage to the erase gate.
- Other objects and features of the present invention will become apparent by a review of the specification, claims and appended figures.
-
FIG. 1 is a side cross sectional view showing conventional memory cells. -
FIG. 2 is a table showing erase, read and program voltages for the conventional memory cells. -
FIG. 3 is a side cross sectional view showing a pair of memory cells according to the present invention. -
FIG. 4 is a table showing erase, program and read voltages for the pair of memory cells according to the present invention. -
FIGS. 5A-5E are side cross sectional views showing the sequence of steps in forming the memory cells of the present invention. - The present invention is a memory cell configuration which can be scaled to smaller sizes by the elimination of the source region and the word line gate. A pair of memory cells according the present invention is illustrated in
FIG. 3 . - Each
memory cell floating gate FG channel region 16, acoupling gate CG floating gate erase gate 20 is shared by the pair of memory cells). The twomemory cells continuous channel region 16 that extends between the twodrain regions gates memory cells common erase gate 20. Thedrain regions 12A/12B andchannel region 16 are formed in a semiconductor substrate 22 (e.g. P type substrate or P type well in an N type substrate). - A non-limiting example of the erase, read and program voltages are illustrated in
FIG. 4 . Erasing the pair of memory cells is performed by placing a relatively high positive voltage (e.g. 8V) on theerase gate 20, and a relatively high negative voltage (e.g. −8V) on bothcoupling gates floating gates 14A/14B will tunnel through the intervening insulation material from the floating gates to the erase gate. Alternatively erasing a memory cell of a pair of memory cells is performed by placing a relatively high positive voltage (e.g. 8V) on theerase gate 20, and a relatively high negative voltage (e.g. −8V) oncoupling gate 18A and a zero or positive voltage (e.g., 0-5V) oncoupling gate 18B. -
Cell 10A is programmed by placing a relatively high positive voltage (e.g. 8-10V) on itscoupling gate 18A, a relatively low positive voltage (e.g. 2-3V) on the other cell'scoupling gate 18B, and a relatively low positive voltage on the erase gate 20 (e.g. 1-2V). When a positive voltage (e.g. 5V) is applied to the cell'sbit line 12A and an electron source is applied on the other cell'sbit line 12B (e.g. 1-2 μA), electrons frombit line 12B will travel along the channel region undercoupling gate 18B and erasegate 20, because the underlying channel region portions are turned on (i.e. rendered conductive) by the positive voltages oncoupling gate 18B (capacitively coupled to floatinggate 14B) anderase gate 20. As the electronsapproach floating gate 14A, they will see the high voltage coupled to floatinggate 14A bycoupling gate 18A and a fraction of electrons then getting injected through the insulation under floatinggate 14A via hot electron injection and ontofloating gate 14A.Cell 10B is programmed by swapping the relevant voltages forbit lines 12A/12B andcoupling gates 18A/18B. -
Cell 10A is read by placing a relatively low voltage (e.g. 1-3V) on theerase gate 20 to turn on the portion of thechannel region 16 undererase gate 20. A high enough voltage is applied tocoupling gate 18B (e.g. 3-5V) such that it is coupled to floatinggate 14B to turn on the portion of the channel region under floatinggate 14B. A relatively low positive voltage is applied tobit line 12B (e.g. 1V), and relatively low positive voltage applied tocoupling gate 18A (e.g., 0-3V) and no or ground voltage applied tobitline 12A. If floatinggate 14A is programmed with electrons, the underlying portion of the channel region will have low or no conduction, and this is sensed as a programmed state (e.g. a “1” state). If floatinggate 14A is not programmed with electrons (i.e. erased), then the underlying portion of the channel region (together with the other portions of the channel region) will have a relatively high conduction, and this is sensed as an erased state (e.g. a “0” state).Cell 10B is read by swapping the relevant voltages forbit lines 12A/12B andcoupling gates 18A/18B. - The memory cell configuration of
FIG. 3 allows for a smaller cell size because there is no source region and no word line gate (i.e. spacing between floating gates in the bit line direction can be scaled down further due to the absence of any source diffusion). Thememory cell pair 10A/10B is easier to make with fewer masking steps. - The formation of
memory cell pair 10A/10B is now described with reference toFIGS. 5A-5E . Starting with thesilicon semiconductor substrate 22, STI isolation regions are formed by forming trenches into the substrate and filling them with insulation material 24 (e.g. STI insulation) such as oxide. A floatinggate oxide layer 26 is formed over thesubstrate 22, followed by polysilicon deposition and CMP etch back to form a poly layer 14 (FG poly layer) that eventually will constitute the floatinggates 14A/14B. The resulting structure is shown inFIG. 5A (a cross section view in the coupling gate direction). - An ONO insulation layer 28 (oxide-nitride-oxide) is formed on the
FG poly layer 14, followed by poly deposition and etch back to form a poly layer 18 (CG poly layer) that will form thecoupling gates 18A/18B. Ahard mask 30 is formed over theCG poly layer 18, and is patterned using photolithography to selectively expose theCG poly layer 18. Poly/ONO etches are then used to formtrenches 32 that extend through theCG poly layer 18 and theONO layer 28. The resulting structure is shown inFIG. 5B (a cross section view in the bit line direction—orthogonal to the view ofFIG. 5A ). - A coupling gate sidewall HTO deposition and anneal is performed, followed by a nitride deposition and etch that leaves
nitride spacers 34 along the sidewalls of thetrenches 32. After pre-cleaning and a sacrificial oxide deposition and spacer etch, a poly etch is performed to extend the trenches through theFG poly layer 14. The resulting structure is shownFIG. 5C . - After removal of the sacrificial oxide, a
tunnel oxide layer 36 at the bottom of thetrenches 32 along the exposed ends of theFG poly layer 14 is formed by oxide deposition/formation followed by anneal. Thetrenches 32 are then filled with blocks of polysilicon (EG poly blocks 20) by polysilicon deposition followed by CMP etch back. Preferably, if logic devices are concurrently being formed on the same wafer, this poly deposition and etch back are used to form the gates of such logic devices. The resulting structure is shown inFIG. 5D . - The
hard mask 30 is patterned again by photolithography to leave portions of theCG poly 18 exposed. The exposed portions of theCG poly layer 18,ONO 28, andFG poly 14 are etched to formsecond trenches 38 that alternate with the first trenches 32 (i.e. the first and second trenches alternate each other such that eachsecond trench 38 is disposed between a pair of adjacentfirst trenches 32, and vice versa). An LDD implant is performed to form the drain (bit line)regions 12 in thesubstrate 22 under thesecond trenches 38.Oxide layer 26 at the bottom oftrenches 38 can be removed before or after the LDD implant. Nitride deposition and etch back are used to formnitride spacers 40 along the sidewalls ofsecond trenches 38. The resulting structure (containing all the above described components of the memory cell pair of the present invention) is shown inFIG. 5E . - It is to be understood that the present invention is not limited to the embodiment(s) described above and illustrated herein, but encompasses any and all variations falling within the scope of the appended claims. For example, references to the present invention herein are not intended to limit the scope of any claim or claim term, but instead merely make reference to one or more features that may be covered by one or more of the claims. Materials, processes and numerical examples described above are exemplary only, and should not be deemed to limit the claims. Further, as is apparent from the claims and specification, not all method steps need be performed in the exact order illustrated or claimed. Lastly, single layers of material could be formed as multiple layers of such or similar materials, and vice versa.
- It should be noted that, as used herein, the terms “over” and “on” both inclusively include “directly on” (no intermediate materials, elements or space disposed there between) and “indirectly on” (intermediate materials, elements or space disposed there between). Likewise, the term “adjacent” includes “directly adjacent” (no intermediate materials, elements or space disposed there between) and “indirectly adjacent” (intermediate materials, elements or space disposed there between), “mounted to” includes “directly mounted to” (no intermediate materials, elements or space disposed there between) and “indirectly mounted to” (intermediate materials, elements or spaced disposed there between), and “electrically coupled” includes “directly electrically coupled to” (no intermediate materials or elements there between that electrically connect the elements together) and “indirectly electrically coupled to” (intermediate materials or elements there between that electrically connect the elements together). For example, forming an element “over a substrate” can include forming the element directly on the substrate with no intermediate materials/elements there between, as well as forming the element indirectly on the substrate with one or more intermediate materials/elements there between.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/273,337 US20190172529A1 (en) | 2015-01-22 | 2019-02-12 | High Density Split-Gate Memory Cell |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201562106477P | 2015-01-22 | 2015-01-22 | |
US15/002,302 US10658027B2 (en) | 2015-01-22 | 2016-01-20 | High density split-gate memory cell |
US16/273,337 US20190172529A1 (en) | 2015-01-22 | 2019-02-12 | High Density Split-Gate Memory Cell |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/002,302 Division US10658027B2 (en) | 2015-01-22 | 2016-01-20 | High density split-gate memory cell |
Publications (1)
Publication Number | Publication Date |
---|---|
US20190172529A1 true US20190172529A1 (en) | 2019-06-06 |
Family
ID=55273552
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/002,302 Active US10658027B2 (en) | 2015-01-22 | 2016-01-20 | High density split-gate memory cell |
US16/273,337 Abandoned US20190172529A1 (en) | 2015-01-22 | 2019-02-12 | High Density Split-Gate Memory Cell |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/002,302 Active US10658027B2 (en) | 2015-01-22 | 2016-01-20 | High density split-gate memory cell |
Country Status (7)
Country | Link |
---|---|
US (2) | US10658027B2 (en) |
EP (1) | EP3248219B1 (en) |
JP (1) | JP6503077B2 (en) |
KR (1) | KR101996745B1 (en) |
CN (1) | CN107210203B (en) |
TW (1) | TWI584469B (en) |
WO (1) | WO2016118530A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2022071979A1 (en) * | 2020-09-30 | 2022-04-07 | Silicon Storage Technology, Inc. | Split-gate, 2-bit non-volatile memory cell with erase gate disposed over word line gate, and method of making same |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10175225B2 (en) | 2014-09-29 | 2019-01-08 | C A Casyso Ag | Blood testing system and method |
US10312248B2 (en) | 2014-11-12 | 2019-06-04 | Silicon Storage Technology, Inc. | Virtual ground non-volatile memory array |
CN107305892B (en) * | 2016-04-20 | 2020-10-02 | 硅存储技术公司 | Method of forming tri-gate non-volatile flash memory cell pairs using two polysilicon deposition steps |
US10608090B2 (en) * | 2017-10-04 | 2020-03-31 | Silicon Storage Technology, Inc. | Method of manufacturing a split-gate flash memory cell with erase gate |
US10714634B2 (en) * | 2017-12-05 | 2020-07-14 | Silicon Storage Technology, Inc. | Non-volatile split gate memory cells with integrated high K metal control gates and method of making same |
CN108493190B (en) * | 2018-03-06 | 2021-03-23 | 上海华虹宏力半导体制造有限公司 | Memory and forming method thereof |
US10998325B2 (en) * | 2018-12-03 | 2021-05-04 | Silicon Storage Technology, Inc. | Memory cell with floating gate, coupling gate and erase gate, and method of making same |
CN114335186A (en) * | 2020-09-30 | 2022-04-12 | 硅存储技术股份有限公司 | Split-gate non-volatile memory cell with erase gate disposed over word line gate and method of making the same |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030146465A1 (en) * | 2002-02-07 | 2003-08-07 | Ching-Yuan Wu | Scalable multi-bit flash memory cell and its memory array |
US6747310B2 (en) * | 2002-10-07 | 2004-06-08 | Actrans System Inc. | Flash memory cells with separated self-aligned select and erase gates, and process of fabrication |
US20050062091A1 (en) * | 2003-07-30 | 2005-03-24 | Yi Ding | Nonvolatile memory cell with multiple floating gates formed after the select gate and having upward protrusions |
US20080182375A1 (en) * | 2007-01-31 | 2008-07-31 | Rajesh Rao | Split gate memory cell method |
US20090154251A1 (en) * | 2007-12-18 | 2009-06-18 | Spansion Llc | ALGORITHM FOR CHARGE LOSS REDUCTION AND Vt DISTRIBUTION IMPROVEMENT |
US20090186459A1 (en) * | 2004-07-21 | 2009-07-23 | Powerchip Semiconductor Corp. | Manufacturing method of non-volatile memory |
US7868375B2 (en) * | 2007-08-06 | 2011-01-11 | Silicon Storage Technology, Inc. | Split gate non-volatile flash memory cell having a floating gate, control gate, select gate and an erase gate with an overhang over the floating gate, array and method of manufacturing |
US20140307511A1 (en) * | 2013-04-16 | 2014-10-16 | Silicon Storage Technology, Inc. | Non-volatile Memory Cell With Self Aligned Floating And Erase Gates, And Method Of Making Same |
US20150117109A1 (en) * | 2013-10-31 | 2015-04-30 | Stmicroelectronics (Rousset) Sas | Hot-carrier injection programmable memory and method of programming such a memory |
US20160190335A1 (en) * | 2014-12-30 | 2016-06-30 | Shanghai Huahong Grace Semiconductor Manufacturing Corporation | Split-Gate Flash Memory Having Mirror Structure and Method for Forming the Same |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2693308B1 (en) | 1992-07-03 | 1994-08-05 | Commissariat Energie Atomique | THREE-GRID EEPROM MEMORY AND MANUFACTURING METHOD THEREOF. |
JPH0883855A (en) | 1994-09-13 | 1996-03-26 | Mitsubishi Electric Corp | Nonvolatile semiconductor memory and fabrication thereof |
US6566682B2 (en) * | 2001-02-09 | 2003-05-20 | Micron Technology, Inc. | Programmable memory address and decode circuits with ultra thin vertical body transistors |
US6646914B1 (en) | 2002-03-12 | 2003-11-11 | Advanced Micro Devices, Inc. | Flash memory array architecture having staggered metal lines |
US7101757B2 (en) | 2003-07-30 | 2006-09-05 | Promos Technologies, Inc. | Nonvolatile memory cells with buried channel transistors |
TW200802816A (en) | 2006-06-27 | 2008-01-01 | Powerchip Semiconductor Corp | Non-volatile memory and manufacturing method thereof |
US7518912B2 (en) * | 2006-08-25 | 2009-04-14 | Powerchip Semiconductor Corp. | Multi-level non-volatile memory |
US7495958B2 (en) | 2006-11-06 | 2009-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Program and erase methods and structures for byte-alterable flash memory |
JP2010515271A (en) * | 2006-12-28 | 2010-05-06 | サンディスク コーポレイション | Shield plate manufacturing method for reducing field coupling in non-volatile memory |
US7800159B2 (en) | 2007-10-24 | 2010-09-21 | Silicon Storage Technology, Inc. | Array of contactless non-volatile memory cells |
US7701767B2 (en) | 2008-07-09 | 2010-04-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strap-contact scheme for compact array of memory cells |
CN102637455A (en) * | 2011-02-10 | 2012-08-15 | 上海宏力半导体制造有限公司 | Memory array |
JP2012222201A (en) * | 2011-04-11 | 2012-11-12 | Renesas Electronics Corp | Semiconductor device and semiconductor device manufacturing method |
CN102969346B (en) * | 2011-08-31 | 2016-08-10 | 硅存储技术公司 | There is band and improve floating boom and the Nonvolatile memery unit of coupling grid of coupling ratio |
US9018690B2 (en) * | 2012-09-28 | 2015-04-28 | Silicon Storage Technology, Inc. | Split-gate memory cell with substrate stressor region, and method of making same |
US8669607B1 (en) * | 2012-11-01 | 2014-03-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for non-volatile memory cells with increased programming efficiency |
JP6114534B2 (en) * | 2012-11-07 | 2017-04-12 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US10312248B2 (en) | 2014-11-12 | 2019-06-04 | Silicon Storage Technology, Inc. | Virtual ground non-volatile memory array |
-
2016
- 2016-01-19 KR KR1020177023167A patent/KR101996745B1/en active IP Right Grant
- 2016-01-19 JP JP2017539012A patent/JP6503077B2/en active Active
- 2016-01-19 EP EP16702475.1A patent/EP3248219B1/en active Active
- 2016-01-19 CN CN201680006745.6A patent/CN107210203B/en active Active
- 2016-01-19 WO PCT/US2016/013963 patent/WO2016118530A1/en active Application Filing
- 2016-01-20 US US15/002,302 patent/US10658027B2/en active Active
- 2016-01-22 TW TW105102072A patent/TWI584469B/en active
-
2019
- 2019-02-12 US US16/273,337 patent/US20190172529A1/en not_active Abandoned
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030146465A1 (en) * | 2002-02-07 | 2003-08-07 | Ching-Yuan Wu | Scalable multi-bit flash memory cell and its memory array |
US6747310B2 (en) * | 2002-10-07 | 2004-06-08 | Actrans System Inc. | Flash memory cells with separated self-aligned select and erase gates, and process of fabrication |
US20050062091A1 (en) * | 2003-07-30 | 2005-03-24 | Yi Ding | Nonvolatile memory cell with multiple floating gates formed after the select gate and having upward protrusions |
US20090186459A1 (en) * | 2004-07-21 | 2009-07-23 | Powerchip Semiconductor Corp. | Manufacturing method of non-volatile memory |
US20080182375A1 (en) * | 2007-01-31 | 2008-07-31 | Rajesh Rao | Split gate memory cell method |
US7868375B2 (en) * | 2007-08-06 | 2011-01-11 | Silicon Storage Technology, Inc. | Split gate non-volatile flash memory cell having a floating gate, control gate, select gate and an erase gate with an overhang over the floating gate, array and method of manufacturing |
US20090154251A1 (en) * | 2007-12-18 | 2009-06-18 | Spansion Llc | ALGORITHM FOR CHARGE LOSS REDUCTION AND Vt DISTRIBUTION IMPROVEMENT |
US20140307511A1 (en) * | 2013-04-16 | 2014-10-16 | Silicon Storage Technology, Inc. | Non-volatile Memory Cell With Self Aligned Floating And Erase Gates, And Method Of Making Same |
US20150117109A1 (en) * | 2013-10-31 | 2015-04-30 | Stmicroelectronics (Rousset) Sas | Hot-carrier injection programmable memory and method of programming such a memory |
US20160190335A1 (en) * | 2014-12-30 | 2016-06-30 | Shanghai Huahong Grace Semiconductor Manufacturing Corporation | Split-Gate Flash Memory Having Mirror Structure and Method for Forming the Same |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2022071979A1 (en) * | 2020-09-30 | 2022-04-07 | Silicon Storage Technology, Inc. | Split-gate, 2-bit non-volatile memory cell with erase gate disposed over word line gate, and method of making same |
US11315635B2 (en) | 2020-09-30 | 2022-04-26 | Silicon Storage Technology, Inc. | Split-gate, 2-bit non-volatile memory cell with erase gate disposed over word line gate, and method of making same |
Also Published As
Publication number | Publication date |
---|---|
EP3248219A1 (en) | 2017-11-29 |
TW201639163A (en) | 2016-11-01 |
JP6503077B2 (en) | 2019-04-17 |
JP2018508987A (en) | 2018-03-29 |
TWI584469B (en) | 2017-05-21 |
WO2016118530A1 (en) | 2016-07-28 |
CN107210203B (en) | 2020-10-16 |
US20160217849A1 (en) | 2016-07-28 |
KR20170106443A (en) | 2017-09-20 |
CN107210203A (en) | 2017-09-26 |
US10658027B2 (en) | 2020-05-19 |
KR101996745B1 (en) | 2019-07-04 |
EP3248219B1 (en) | 2019-08-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20190172529A1 (en) | High Density Split-Gate Memory Cell | |
US8432719B2 (en) | Three-dimensional stacked and-type flash memory structure and methods of manufacturing and operating the same hydride | |
US9793279B2 (en) | Split gate non-volatile memory cell having a floating gate, word line, erase gate, and method of manufacturing | |
US9293204B2 (en) | Non-volatile memory cell with self aligned floating and erase gates, and method of making same | |
US9847343B2 (en) | Charge trapping nonvolatile memory devices, methods of fabricating the same, and methods of operating the same | |
US8148768B2 (en) | Non-volatile memory cell with self aligned floating and erase gates, and method of making same | |
US9276206B2 (en) | Scalable and reliable non-volatile memory cell | |
JP2006332640A (en) | Bidirectional split gate nand flash memory structure, array, programming method of the same, erasing method, readout method and manufacturing method | |
US9972632B2 (en) | Split-gate, twin-bit non-volatile memory cell | |
US20150179749A1 (en) | Non-volatile Memory Cell With Self Aligned Floating And Erase Gates, And Method Of Making Same | |
US8546217B2 (en) | Flash memory and method for forming the same | |
US10312246B2 (en) | Split-gate flash memory cell with improved scaling using enhanced lateral control gate to floating gate coupling | |
JP2005005513A (en) | Nonvolatile semiconductor memory and reading method thereof | |
KR20080039786A (en) | Self-aligned method of forming a semiconductor memory array of floating gate memory cells with source side erase, and a memory array made thereby | |
JP2005051227A (en) | Semiconductor memory device | |
CN113169174A (en) | FINFET-based split-gate non-volatile flash memory with extended source line FINFET and method of making the same | |
JP2008182232A (en) | Nonvolatile memory element and its operation method | |
US11404545B2 (en) | Method of forming split-gate flash memory cell with spacer defined floating gate and discretely formed polysilicon gates | |
US9252150B1 (en) | High endurance non-volatile memory cell | |
US10395742B2 (en) | Semiconductor device | |
US20150270360A1 (en) | Nonvolatile memory devices having single-layered floating gates | |
JP2005260235A (en) | Embedded bit line type nonvolatile floating gate memory cell having independently controllable control gate in trench, array of cell, and method for manufacturing cell |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: APPLICATION DISPATCHED FROM PREEXAM, NOT YET DOCKETED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION COUNTED, NOT YET MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, DELAWARE Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053311/0305 Effective date: 20200327 |
|
AS | Assignment |
Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: MICROSEMI CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 Owner name: MICROCHIP TECHNOLOGY INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011 Effective date: 20200529 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:052856/0909 Effective date: 20200529 Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053468/0705 Effective date: 20200529 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:055671/0612 Effective date: 20201217 |
|
STCV | Information on status: appeal procedure |
Free format text: NOTICE OF APPEAL FILED |
|
STCV | Information on status: appeal procedure |
Free format text: APPEAL BRIEF (OR SUPPLEMENTAL BRIEF) ENTERED AND FORWARDED TO EXAMINER |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT, MINNESOTA Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:057935/0474 Effective date: 20210528 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCV | Information on status: appeal procedure |
Free format text: NOTICE OF APPEAL FILED |
|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT, MINNESOTA Free format text: GRANT OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:058214/0625 Effective date: 20211117 |
|
STCV | Information on status: appeal procedure |
Free format text: APPEAL BRIEF (OR SUPPLEMENTAL BRIEF) ENTERED AND FORWARDED TO EXAMINER |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059263/0001 Effective date: 20220218 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059263/0001 Effective date: 20220218 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059263/0001 Effective date: 20220218 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059263/0001 Effective date: 20220218 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059263/0001 Effective date: 20220218 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0335 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0335 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0335 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0335 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0335 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001 Effective date: 20220228 |
|
AS | Assignment |
Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: MICROSEMI CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: ATMEL CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437 Effective date: 20220228 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |