US20190164864A1 - Multipart lid for a semiconductor package with multiple components - Google Patents
Multipart lid for a semiconductor package with multiple components Download PDFInfo
- Publication number
- US20190164864A1 US20190164864A1 US15/826,856 US201715826856A US2019164864A1 US 20190164864 A1 US20190164864 A1 US 20190164864A1 US 201715826856 A US201715826856 A US 201715826856A US 2019164864 A1 US2019164864 A1 US 2019164864A1
- Authority
- US
- United States
- Prior art keywords
- lid
- cte
- cavity
- substrate
- multipart
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F28—HEAT EXCHANGE IN GENERAL
- F28F—DETAILS OF HEAT-EXCHANGE AND HEAT-TRANSFER APPARATUS, OF GENERAL APPLICATION
- F28F21/00—Constructions of heat-exchange apparatus characterised by the selection of particular materials
- F28F21/08—Constructions of heat-exchange apparatus characterised by the selection of particular materials of metal
- F28F21/081—Heat exchange elements made from metals or metal alloys
- F28F21/085—Heat exchange elements made from metals or metal alloys from copper or copper alloys
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F28—HEAT EXCHANGE IN GENERAL
- F28F—DETAILS OF HEAT-EXCHANGE AND HEAT-TRANSFER APPARATUS, OF GENERAL APPLICATION
- F28F21/00—Constructions of heat-exchange apparatus characterised by the selection of particular materials
- F28F21/08—Constructions of heat-exchange apparatus characterised by the selection of particular materials of metal
- F28F21/081—Heat exchange elements made from metals or metal alloys
- F28F21/087—Heat exchange elements made from metals or metal alloys from nickel or nickel alloys
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F28—HEAT EXCHANGE IN GENERAL
- F28F—DETAILS OF HEAT-EXCHANGE AND HEAT-TRANSFER APPARATUS, OF GENERAL APPLICATION
- F28F21/00—Constructions of heat-exchange apparatus characterised by the selection of particular materials
- F28F21/08—Constructions of heat-exchange apparatus characterised by the selection of particular materials of metal
- F28F21/089—Coatings, claddings or bonding layers made from metals or metal alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4871—Bases, plates or heatsinks
- H01L21/4882—Assembly of heatsink parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3736—Metallic materials
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F28—HEAT EXCHANGE IN GENERAL
- F28F—DETAILS OF HEAT-EXCHANGE AND HEAT-TRANSFER APPARATUS, OF GENERAL APPLICATION
- F28F2265/00—Safety or protection arrangements; Arrangements for preventing malfunction
- F28F2265/26—Safety or protection arrangements; Arrangements for preventing malfunction for allowing differential expansion between elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Definitions
- the present invention generally relates to semiconductor packaging, and more particularly to semiconductor lids.
- Semiconductor packaging may use a lid covering an integrated circuit which is mounted on a substrate or a laminate.
- the integrated circuit may be mounted on the laminate via a flip chip ball grid array which provides electrical connection to the laminate which has external electronic connections.
- a flip chip ball grid array which provides electrical connection to the laminate which has external electronic connections.
- a multipart lid may include a formed upper lid designed for maximum heat dissipation, a coined lower lid joined to the formed upper lid, where the coined lower lid comprises a coefficient of thermal expansion (CTE) substantially equal to a CTE of a first semiconductor component.
- CTE coefficient of thermal expansion
- a structure may include a substrate, a first semiconductor component electrically connected and mounted on the substrate, one or more discrete components electrically connected and mounted on the substrate, a substrate mounted multipart lid covering both the semiconductor component and the one or more discrete components, where the multipart lid comprises a heat dissipating upper lid and a lower lid, where a coefficient of thermal expansion (CTE) of the lower lid substantially matches a CTE of the first semiconductor component.
- CTE coefficient of thermal expansion
- a method of fabricating a structure including forming a formed upper lid, where the formed upper lid comprises heat dissipation capabilities, forming a coined lower lid, where the coined lower lid comprises a coefficient of thermal expansion (CTE) substantially matching a CTE of a first semiconductor component, forming a multipart lid by joining the formed upper lid and the coined lower lid, covering both the first semiconductor component mounted on a substrate and one or more discrete components mounted on the substrate by mounting the multipart lid on the substrate.
- CTE coefficient of thermal expansion
- FIG. 1 is a top view of a structure, according to an exemplary embodiment
- FIG. 2 is a top view of a package structure, according to an exemplary embodiment
- FIG. 3 is a cross section view of FIG. 2 taken along section line A-A, according to an exemplary embodiment
- FIG. 4 is a top view of a new package structure, according to an exemplary embodiment
- FIG. 5 is a cross section view of FIG. 4 taken along section line B-B, according to an exemplary embodiment
- FIG. 6 illustrates a contact area between a lid and a substrate of the package shown in FIGS. 2 and 3 , according to an exemplary embodiment
- FIG. 7 illustrates a contact area between a lid and a substrate of the new package shown in FIGS. 4 and 5 , according to an exemplary embodiment
- FIG. 8 is a top view of a new package structure, according to another exemplary embodiment.
- FIG. 9 is a cross section view of FIG. 8 taken along section line C-C, according to another exemplary embodiment.
- FIG. 10 is a top view of an alternative package structure, according to another exemplary embodiment.
- references in the specification to “one embodiment”, “an embodiment”, “an example embodiment”, etc., indicate that the embodiment described may include a particular feature, structure, or characteristic, but every embodiment may not necessarily include the particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.
- the terms “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the disclosed structures and methods, as oriented in the drawing figures.
- the terms “overlying”, “atop”, “on top”, “positioned on” or “positioned atop” mean that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure may be present between the first element and the second element.
- the term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
- reductive manufacturing techniques such as, for example, computerized numerical control (CNC) machining; however, such techniques are typically more costly.
- Lids are commonly manufactured from copper due to thermal benefits.
- lids fabricated from nickel may result in a 10° Celsius rise in temperature of an integrated circuit under the lid, which would adversely affect performance of the integrated circuit.
- copper lids can be nickel plated to prevent corrosion and improve aesthetics. Nickel plating may further improve adhesion of any thermal interface material used to facilitate heat transfer.
- lids are either formed or coined.
- Formed lids are manufactured from a thin sheet of copper that is plastically shaped to generate a recess surrounded by a flange. The flange is bonded directly to the substrate while the recess accommodates any integrated circuits and discrete components mounted on the surface of the substrate.
- Coined lids are manufactured from a thicker piece of copper in which a cavity is embossed (or coined) to make a space for any integrated circuits and discrete components mounted on the surface of the substrate.
- Formed lids are commonly used for lower-performance, cost-sensitive package applications. Although formed lids require less raw material and undergo a relatively simple manufacturing process, they are not rigid nor can they transfer heat as well as coined lids. The lack of rigidity in a formed lid can further negatively affect thermal performance by allowing the thermal interface between the integrated circuit and the lid to fail during thermal cycling.
- Coined lids are typically utilized in high-performance, high-power package applications. Coined lids require more copper raw material compared to formed lids, and require a relatively more complicated manufacturing process including multiple stage sequential coining or embossing. In general, due to the amount of material, coined lids function as a better heat sink than formed lids. Additionally, the shape of the coined cavity can be specifically engineered to optimize fit and thermal performance of the package. The lid is designed to balance thermal performance and mechanical performance to optimize package reliability. Package reliability includes reliability of all components within the package.
- thermos-mechanical strains imparted on the integrated circuit may affect device wiring reliability.
- Cooling solutions once reserved for high end server applications may become utilized in more main stream data centers, high performance computing and graphic processing unit applications. These applications will require high performance attributes of the lid, for example, better thermal performance and improved package reliability. Further, it is expected that additional components such as discrete components and secondary integrated circuits, will need to be populated within the package under the lid for these emerging applications.
- additional components may be preferably placed in close proximity to the integrated circuit to minimize signal latency.
- discrete components such as inductors and resistors may be placed in close proximity to the integrated circuit to minimize detrimental electrical parasitics.
- the components may compete for space on the substrate which is critical for optimization of thermal performance versus package reliability of the integrated circuit. For example, they may compete for the space formerly reserved for the critical inner edge of the lid flange. As a compromise, an underside of the lid could be customized to allocate space for both additional devices and discrete components but maintain an optimized spacing between the integrated circuit and the lid for optimal package reliability.
- a tolerance for a coined lid may be a few tens of microns. Future requirements may include a tolerance of less than 1.0 um and possibly even 0.1 um for some advanced modules.
- FIGS. 1-10 A method and structure of a multipart lid design to enable multiple component placement is described in detail below by referring to the accompanying drawings in FIGS. 1-10 , in according with an illustrative embodiment.
- the multipart lid may include two or more parts which can be fabricated separately and joined for use as a module lid for a semiconductor package having multiple components.
- the multipart lid may meet design requirements for increasing an amount of components under the lid.
- the multipart lid may exceed the thermal and package reliability performance of a coined lid, allow a high degree of complex precision personalized inner cavity geometry, and reduce manufacturing complexity. A reduction in manufacturing complexity may result in a more cost-effective lid.
- the multipart lid provides an opportunity to separate functionality requirements of a lid top section and functionality requirements of a lid bottom or flange section. For example, a top part of the multipart lid can be designed to optimize thermal performance while a bottom part of the multipart lid can be designed to optimize mechanical performance which may increase package reliability overall.
- the structure 100 may include a substrate 112 , an integrated circuit 114 , and one or more discrete components 116 , 118 .
- the substrate 112 also known as a carrier, may be a ceramic substrate, a composite substrate, or a laminate substrate.
- the substrate 112 is an organic laminate substrate.
- Laminate substrates may be very similar to printed circuit boards in that similar materials and build processes are used; however, laminate substrates may have significantly higher per-layer wiring densities. Laminate substrates may be preferable for their relatively lower cost and increased electrical performance due to the use of copper conductors and lower-dielectric-constant insulator materials.
- the substrate 112 may include four epoxy-glass-reinforced copper layers jacketed by four unreinforced build-up dielectric layers on each side.
- the copper layers of the substrate 112 will include one or more thick full metal layers referred to as power planes and thinner sub-planes referred to as power islands.
- the integrated circuit 114 may also be referred to as a chip, a die, a die stack, an electronic component, a component, an electronic device, or a semiconductor device, among other things.
- the integrated circuit 114 may include a logic chip, a voltage reference device, a digital signal processor, a microprocessor, a microcontroller, a graphics processor, a memory device, a memory cube, a booting device, a radio frequency device, a high band width memory device, or any other semiconductor device. There may be more than one integrated circuits 114 on the structure 100 .
- the integrated circuit 114 may be electrically and physically connected to the substrate 112 using a plurality of solder connections.
- a typical joining sequence to create the solder connections may begin with depositing or applying a plurality of solder balls on a plurality of bonding pads on the integrated circuit 114 . The plurality of solder balls are then heated to a temperature sufficient to cause them to reflow.
- the integrated circuit 114 including the plurality of solder balls, is aligned to and placed on a package site on the substrate 112 . In doing so, the plurality of solder balls contacts a corresponding plurality of bonding pads on the substrate 112 . The plurality of solder balls is again heated to a temperature sufficient to cause them to reflow, creating solder connections.
- solder connections may electrically connect and physically join the integrated circuit 114 to the substrate 112 .
- An example of the solder connections includes controlled collapse chip connection (also known as C4 or flip-chip connection).
- controlled collapse chip connection also known as C4 or flip-chip connection.
- the semiconductor packages which use the solder balls as mentioned above may also be referred to as ball grid array, flip chip, and other known names.
- the discrete components 116 , 118 may each be a capacitor, a resistor, a transistor, a diode, or other discrete devices.
- the discrete components 116 , 118 are electrically and physically connected to the substrate 112 according to known techniques, for example, using a solder reflow process.
- the discrete components 118 are taller than the discrete components 116 .
- the integrated circuit 114 is generally smaller than the substrate 112 to which it is attached.
- the integrated circuit 110 may be approximately 75 mm ⁇ 100 mm, and the substrate 112 may be approximately 500 mm ⁇ 1000 mm.
- FIG. 2 is a top view of the package 200 while FIG. 3 is a cross section view of FIG. 2 taken along section line A-A.
- the package 200 may also be referred to as a semiconductor package or a module.
- the package 200 may include the structure 100 and a lid 120 .
- the lid 120 is secured to the structure to cover and protect a portion of the substrate 112 , the integrated circuit 114 , and the discrete components 116 , 118 .
- the lid 120 is secured to a top surface of the substrate 112 .
- the lid 120 may have a flange around its perimeter used for securing the lid 120 to the top surface of the substrate 112 .
- the lid 120 may be physically attached or secured to the top surface of the substrate 112 using a sealant 122 applied directly to a top surface of the substrate 112 , or alternatively applied to a bottom surface of the lid 120 , along the flange.
- the lid 120 may generally be secured to the substrate 112 only along an outside perimeter of the lid 120 , generally in a rectangular outline of lid 120 (see FIG. 6 ).
- the sealant 122 may include any known epoxy suitable to provide mechanical stiffness and resist warpage of the package 200 , such as, for example, sylgard 577 or EA6700.
- a thermal interface material 124 is typically applied either to an inner top surface of the lid 120 or directly to the top surface of the integrated circuit 114 to fill a space between the integrated circuit 114 and the lid 120 .
- the thermal interface material 124 is used to create a thermal connection between the integrated circuit 114 and the lid 120 for purposes of transferring heat away from the integrated circuit 114 .
- the thermal interface material 124 may include TIM1.
- the lid 120 may generally be made from a metal which provides adequate thermal conductivity and sufficient rigidity to achieve thermal and mechanical performance goals.
- the size and shape of the lid 120 is specifically designed not to contact the integrated circuit 114 or any of the discrete components 116 , 118 .
- an underfill 126 may be applied between the substrate 112 and the integrated circuit 114 , and between the substrate 112 and the discrete components 116 , 118 .
- the underfill 126 may be applied after the integrated circuit and discrete components are physically and electrically joined to the substrate 112 .
- the underfill 126 may be applied to a bottom edge of each component and is drawn under the components by capillary action to fill open spaces between solder connections.
- the underfill 126 may provide additional mechanical support and strengthen the connections between each component and the substrate 112 .
- the underfill 126 may include Sumitomo 4160G. As shown in FIG. 3 , the underfill 126 may extend from under the integrated circuit 114 and partially up a side of the integrated circuit 114 .
- An inner top surface of the lid 120 may generally be at a height slightly above a height of the integrated circuit 114 mounted on the substrate 112 , with enough space for the thermal interface material 124 .
- the inner top surface of the lid 120 may have a cutout, or cavity, in an area above any of the discrete components to accommodate their additional height.
- the lid 120 may have a cavity in an area corresponding to the integrated circuit 114 to accommodate its height.
- the one or more tall discrete components 118 are taller than the integrated circuit 114 . Accordingly, the lid 120 in FIG. 3 has a cavity corresponding with the one or more tall discrete components 118 .
- the discrete components 116 are shorter than the integrated circuit 114 , thus typically do not require a separate cavity.
- a space remains above the more discrete components 116 , 118 to prevent contact between the lid 120 and the discrete components 116 , 118 .
- the lid 120 may also serve a heat transfer function by conducting heat from the integrated circuit 114 during operation.
- a heat sink (not shown) is commonly attached to an exterior surface of the lid 120 to further assist with transferring heat away from the integrated circuit 114 .
- the lid 120 may be any material that provides good thermal conduction, mechanical stiffness and physical protection to the underlying components, such as, for example, nickel plated copper, anodized aluminum, a ceramic, or any other suitable material.
- the various components of the package 200 described above may each have a different coefficient of thermal expansion (CTE).
- the substrate 112 may have a CTE approximately seven times that of the integrated circuit 114 , and the integrated circuit 114 and the substrate 112 may together have a combined CTE of approximately four to five times that of the lid 120 .
- the integrated circuit 114 may have a CTE of about 2 to 3 ppm/° C. while the substrate 112 may have an average CTE of about 25 ppm/° C. Additional examples of CTEs for relevant materials is included below in table 1.
- the difference between CTEs of the various components of the package 200 may alternatively be described as a CTE mismatch.
- Heating cycles during operation may result in undesirable stress of the package 200 as a result of the CTE mismatch, as described above.
- the substrate 112 may expand up to seven times greater than the expansion of the integrated circuit 114 as a result of the CTE mismatch between the two components.
- the CTE mismatch between the substrate 112 and the integrated circuit 114 will typically cause undesirable failures in the substrate 112 or the electrical connections between the integrated circuit 114 and the substrate 112 .
- the CTE mismatch between the substrate 112 and the integrated circuit 114 can also cause undesirable and unpredictable warping of the package 200 .
- the package 200 will typically experience hundreds if not thousands of heating/cooling cycles during operation.
- Potential points of failure for the package 200 due to handling and heating may include peeling of the thermal interface material 124 between the inner top surface of the lid 120 and the top surface of the integrated circuit 114 . Peeling of the thermal interface material 124 may occur due to a protrusion or a bur as a result of machining the lid 120 , or due to the lid 120 beginning to lift or separate from the substrate 112 due to warping from heat cycling.
- An additional point of failure for the package 200 may include delamination of the underfill 126 at a corner of the integrated circuit 114 also cause by thermal cycling.
- the delamination of the underfill 126 may occur due to shear stress at the corner of the integrated circuit 114 and the substrate 112 .
- Shear stress may occur due to the CTE mismatch between the substrate 112 , the integrated circuit 114 and the lid 120 .
- a further point of failure for the package 200 may include failure of the discrete components 116 , 118 caused by thermal cycling. Failure of the discrete components 116 , 118 can occur due to solder plastic work/cycle damage, which is a fatigue element of plastic deformation vs brittle deformation, due to the discrete components including both plastic material and being soldered to the substrate 112 , due to the CTE mismatch between the plastic material and the solder and the substrate 112 .
- FIG. 4 is a top view of the package 300 while FIG. 5 is a cross section view of FIG. 4 taken along section line B-B.
- the package 300 may be substantially similar to the package 200 described above; however, with a new multipart lid 330 .
- the package 300 includes the substrate 112 , a multipart lid 330 , the integrated circuit 114 , and the discrete components 116 , 118 , assembled with the thermal interface material 124 , and the underfill 126 .
- the multipart lid 330 includes multiple components or parts.
- the multipart lid 330 includes an upper part 332 joined to a lower part 334 , as is described in more detail below. Manufacturing the lid from multiple parts allows designers the ability to separate thermal performance from mechanical performance. With the multipart lid design, thermal performance can now be optimized without affecting mechanical performance, and vice versa, therefore allowing further advancements in package reliability.
- the multipart lid design will allow packaging engineers to balance thermal performance with mechanical performance to achieve optimal package reliability.
- the upper part 332 and the lower part 334 can be individually designed with unique features and fabricated from different materials.
- the upper part 332 can be designed and made from a material to optimize heat transfer, while the lower part 334 can be designed and made from a material to optimize mechanical rigidity.
- the multipart lid 330 of the present embodiment is designed such that a height or thickness of the lower part 334 is driven by a height of the integrated circuit 114 .
- a height or thickness of the lower part 334 of the multipart 330 lid is equal to a height of the integrated circuit 114 plus a thickness of the thermal interface material 124 .
- the multipart lid 330 also includes at least a first cavity 342 , a second cavity 344 , and a third cavity 346 .
- Each cavity 342 , 344 , 346 is designed specifically to accommodate the shape and size of the various components of the structure 100 , for example, the integrated circuit 114 and the discrete components 116 , 118 .
- the first cavity 342 extends through the lower part 334 of the multipart lid 330 and into the upper part 332 of the multipart lid 330 .
- the multipart lid 330 can be designed with any number of cavities to suit the requirements of any package design. For illustrative purposes only, additional cavities are illustrated in FIG. 4 .
- the multipart lid 330 includes multiple individualized cavities each having a customized shape and size to accommodate the various components of the structure 100 , respectively.
- the first cavity 342 corresponds to the one or more tall discrete components 118 . As shown in FIG. 5 , the first cavity 342 extends through the lower part 334 of the multipart lid 330 and partially into the upper part 332 of the multipart lid 330 . In the present example, the discrete components 118 are taller than the integrated circuit 114 , and shorter than the discrete components 116 , as measured from an upper surface of the substrate 112 . Therefore, because of the cavities of the multipart lid 330 are individually customizable, only the first cavity 342 needs to extend into a portion of the upper part 332 of the multipart lid 330 .
- the second cavity 344 corresponds to the integrated circuit 114 . As shown in FIG.
- the second cavity 344 only extends through the lower part 334 of the multipart lid 330 .
- the third cavity 346 corresponds to the short discrete components 116 .
- the third cavity 346 only extends partially into the lower part 334 of the multipart lid 330 . Therefore, each of the cavities 342 , 344 , 346 have a different height (or depth), which corresponds to a height of each of the tall discrete components 118 , the integrate circuit 114 , and the short discrete components 116 , respectively.
- each of the cavities 342 , 344 , 346 have a different size and shape, which corresponds to the size and shape of one or more of each of the tall discrete components 118 , the integrate circuit 114 , and the short discrete components 116 , respectively.
- the customized cavities of the multipart lid 330 allow packaging engineers to individually tailor spacing between the multipart lid 330 and each of the various components of the structure 100 , to further improve performance and reliability. For example, spacing between the integrated circuit 114 and the multipart lid 330 , reserved for the thermal interface material 124 , no longer dictates a spacing between the discrete components 116 , 118 and the multipart lid 330 .
- the upper part 332 of the multipart lid 330 may be made from a material with superior heat transfer properties, and may be made from a different material than that of the lower part 334 . Additionally, as described above, the multipart lid 330 of the present embodiment is designed such that the thermal interface material 124 is in direct contact with both the integrated circuit 114 and the upper part 332 of the multipart lid 330 to maximize heat transfer. As illustrated, the upper part 332 of the multipart lid 330 has a uniform thickness. In an embodiment, a heat sink may be secured to a top surface of the upper part 332 to further improve heat transfer. In an alternatively embodiment, the upper part 332 may include cooling fins integrated into its upper surface to further improve heat transfer.
- the upper part 332 is made from copper and can be nickel plated to prevent corrosion and improve aesthetics, amongst other known advantages.
- the upper part 332 may preferably be nickel plated prior to being joined to the lower part 334 .
- the upper part 332 may be formed.
- the lower part 334 of the multipart lid 330 may be made from a different material with superior mechanical properties, and may be made from a different material than that of the upper part 332 .
- the material of the lower part 334 may be chosen to minimize the CTE mismatch between the lower part 334 , the substrate 112 , and the various component attached thereon.
- the lower part 334 of the multipart lid 330 may have a different CTE than the upper part 332 .
- the material of the lower part 334 of the multipart lid 330 may be tailored to more closely match a CTE of the substrate 112 and a CTE of the components under the multipart lid 330 in order to minimize warping and reduce the risk of mechanical failure. In some cases, the CTE of the lower part 334 closely matches an average CTE of the substrate 112 and the components 116 , 118 .
- the lower part 334 may include metal, ceramic, organic material, an oxide, and nickel iron (NiFe).
- the lower part 334 may include a nickel iron alloy having a CTE selected from as low as 1.2 with a 36% nickel concentration, to a CTE approaching 20 with approximate 20% nickel concentration.
- the lower part 334 can also be plated with nickel, for known advantages described above as well as improve adhesion of the sealant 122 .
- the lower part 334 may be nickel plated prior to being joined with the upper part 332 .
- the multipart lid 330 can be nickel plated after the lower part 334 is joined to the upper part 332 . Plating may be done with nickel phosphorus (NiP), nickel boron (NiB) or electrolytic nickel.
- the lower part 334 may be cut, or stamped, from a flat sheet of material with cavities, or openings, needed to accommodate the various components of the structure 100 .
- the lower part 334 can be manufactured using any known techniques, such as, for example, stamping, coining, machining, or the like.
- the lower part 334 of the multipart lid 330 more closely follows a topology of the various components of the structure 100 . Doing so allows packaging engineers to accommodate different sized components and optimize spacing around such components. As described above, some cavities will extend through the lower part 334 , for example the first cavity 342 and the second cavity 344 , while other cavities will only extend into a portion of the lower part 334 , for example the third cavity 346 .
- the lower part 334 may include one or more pieces.
- the one or more pieces of the lower part 334 may each have a different CTE and each are joined to the upper part 332 to form the multipart lid 330 .
- the smaller pieces of the lower part 334 may each have a CTE matching a CTE of an adjacent component.
- one piece of the lower part 334 may have a CTE matching or similar to that of the integrated circuit 114
- another piece of the lower part 334 may have a CTE matching or similar to that of the discrete components 116 , 118 .
- the upper part 332 and the lower part 334 are joined together. In doing so, the upper part 332 may need to be aligned with the lower part 334 . According to the present example, the upper part 332 and the lower part 334 will need to be aligned to form the first cavity 342 . In some embodiments, the cavities may only exist in the lower part 334 , and no alignment would be required to form the cavities.
- the upper part 332 and the lower part 334 may be joined together by any known technique to maintain a balance between thermal performance and mechanical performance of the multipart lid 330 .
- the upper part 332 and the lower part 334 may be joined together using an adhesive, solder, pressure, or brazing, among other methods.
- the upper part 332 may be physically attached or secured to a top surface of the lower part 334 using a sealant, for example the sealant 122 , applied directly to a top surface of the lower part 334 , or alternatively applied to a bottom surface of the upper part 332 .
- the one or more pieces of the lower part 334 may be aligned using a fixture or physically placing the one or more pieces of the lower part 334 onto the upper part 332 .
- the one or more pieces of the lower part 334 may be joined using an adhesive, solder, pressure, or brazing, among other methods.
- a length and a width of the upper part 332 may be the same as a length and a width of the lower part 334 , however they are not required to be the same.
- the upper part 332 is joined to the lower part 334 before the multipart lid 330 is secured to the substrate 112 .
- the upper part 332 is joined to the lower part 334 after the lower part 334 has been secured to the substrate 112 .
- the multipart lid 330 is physically attached or secured to the top surface of the substrate 112 using the sealant 122 applied directly to a top surface of the substrate 112 , or alternatively applied to a bottom surface of the multipart lid 330 .
- the sealant 122 is not only applied along an outside perimeter but instead across an entire bottom surface of the lower part 334 of the multipart lid 330 (see FIG. 7 ).
- the package 300 is more reliably than the package 200 as a result of the new multipart lid 330 .
- the upper part 332 and the lower part 334 are fabricated separately each from a different material to balance thermal performance with mechanical performance, therefore improving the package 300 reliability.
- the multipart lid 330 has the following advantages over the lid 120 : improved package reliability, reduced CTE mismatch between the lid and the substrate, reduced mechanical strain, and optimized spacing between the lid and each component on the substrate. It may be noted that not all advantages of the present invention are included above.
- contact area 121 between the substrate 112 and the lid 120 is shown along with contact area 331 between the substrate 112 and the multipart lid 330 .
- the lower part 334 has substantially more contact area with the substrate 112 than the lid 120 .
- the multipart lid 330 will provide substantially more mechanical support than the lid 120
- the package 300 will be substantially stiffer and more capable of resisting warping than the package 200 .
- the stiffer package results in less strain on the components, the solder connections, and the underfill 126 , thereby improving mechanical performance.
- the substantially larger contact area and stiffer package also prevents tearing of the thermal interface material 124 , thereby maintaining adequate thermal performance.
- Packages with the multipart lid 330 are expected to have a substantially lower failure rate than packages with the lid 120 .
- FIG. 8 is a top view of the package 400 while FIG. 9 is a cross section view of FIG. 8 taken along section line C-C.
- the package 400 may be substantially similar to the package 300 described above; however, with a new multipart lid 430 .
- the package 400 includes the substrate 112 , a multipart lid 430 , the integrated circuit 114 , and the discrete components 116 , 118 assembled with the thermal interface material 124 , and the underfill 126 .
- the multipart lid 430 includes a lower part 434 and an upper part 436 .
- the multipart lid 430 has a different configuration than the multipart lid 330 .
- the multipart lid 430 of the present embodiment is designed such that a height or thickness of the lower part 434 is driven by a height of the tall discrete components 118 , rather than the integrated circuit 114 in the multipart lid 330 .
- a height or thickness of the lower part 434 of the multipart 430 lid is equal to a height of the tall discrete components 118 plus a thickness of any desired spacing require above such components.
- only a first cavity 442 will extend through the lower part 434 of the multipart lid 430 and a second cavity 444 and a third cavity 446 only extends partially into the lower part 434 of the multipart lid 430 .
- the multipart lid 430 can also be designed such that a height or thickness of the lower part 434 is driven by a height of the short discrete components 116 .
- a height or thickness of the lower part 434 of the multipart 430 lid may be equal to a height of the short discrete components 116 plus a thickness of any desired spacing require above such components.
- a first cavity 442 and a second cavity 444 will extend through the lower part 434 of the multipart lid 430 partially into the upper part 432 of the multipart lid 430 , and only the third cavity 446 extends partially into the lower part 434 of the multipart lid 430 .
- the structure 500 may include four multipart lids 330 .
- Each of the multipart lids 330 may cover a grouping of components, for example, each of the multipart lids 330 may include a first cavity 342 , a second cavity 344 and a third cavity 346 .
- each cavity 342 , 344 , 346 is designed specifically to accommodate the shape and size of a component of the grouping of components, for example, the integrated circuit 114 and the discrete components 116 , 118 , all mounted on a substrate 502 .
- additional cavities are illustrated in FIG. 100 .
Abstract
Description
- The present invention generally relates to semiconductor packaging, and more particularly to semiconductor lids.
- Semiconductor packaging may use a lid covering an integrated circuit which is mounted on a substrate or a laminate. The integrated circuit may be mounted on the laminate via a flip chip ball grid array which provides electrical connection to the laminate which has external electronic connections. With increased performance of integrated circuits, an increasing number of decoupling capacitors, and other components are required to fit within a same surface area under the lid. Required tolerances for the lid are increasingly difficult to obtain using coining due to the increased number of components under the lid. Using machining as an alternative method of lid manufacturing may result in burs and protrusions, which may affect an optimal thermal contact with the integrated circuit under the lid, and also has higher cost implications.
- According to an embodiment of the present invention, a multipart lid is provided. The multipart lid may include a formed upper lid designed for maximum heat dissipation, a coined lower lid joined to the formed upper lid, where the coined lower lid comprises a coefficient of thermal expansion (CTE) substantially equal to a CTE of a first semiconductor component.
- According to another embodiment, a structure is provided. The structure may include a substrate, a first semiconductor component electrically connected and mounted on the substrate, one or more discrete components electrically connected and mounted on the substrate, a substrate mounted multipart lid covering both the semiconductor component and the one or more discrete components, where the multipart lid comprises a heat dissipating upper lid and a lower lid, where a coefficient of thermal expansion (CTE) of the lower lid substantially matches a CTE of the first semiconductor component.
- According to another embodiment, a method of fabricating a structure, the method including forming a formed upper lid, where the formed upper lid comprises heat dissipation capabilities, forming a coined lower lid, where the coined lower lid comprises a coefficient of thermal expansion (CTE) substantially matching a CTE of a first semiconductor component, forming a multipart lid by joining the formed upper lid and the coined lower lid, covering both the first semiconductor component mounted on a substrate and one or more discrete components mounted on the substrate by mounting the multipart lid on the substrate.
- The following detailed description, given by way of example and not intended to limit the invention solely thereto, will best be appreciated in conjunction with the accompanying drawings, in which:
-
FIG. 1 is a top view of a structure, according to an exemplary embodiment; -
FIG. 2 is a top view of a package structure, according to an exemplary embodiment; -
FIG. 3 is a cross section view ofFIG. 2 taken along section line A-A, according to an exemplary embodiment; -
FIG. 4 is a top view of a new package structure, according to an exemplary embodiment; -
FIG. 5 is a cross section view ofFIG. 4 taken along section line B-B, according to an exemplary embodiment; -
FIG. 6 illustrates a contact area between a lid and a substrate of the package shown inFIGS. 2 and 3 , according to an exemplary embodiment; -
FIG. 7 illustrates a contact area between a lid and a substrate of the new package shown inFIGS. 4 and 5 , according to an exemplary embodiment; -
FIG. 8 is a top view of a new package structure, according to another exemplary embodiment; -
FIG. 9 is a cross section view ofFIG. 8 taken along section line C-C, according to another exemplary embodiment; and -
FIG. 10 is a top view of an alternative package structure, according to another exemplary embodiment. - Elements of the figures are not necessarily to scale and are not intended to portray specific parameters of the invention. For clarity and ease of illustration, scale of elements may be exaggerated. The detailed description should be consulted for accurate dimensions. The drawings are intended to depict only typical embodiments of the invention, and therefore should not be considered as limiting the scope of the invention. In the drawings, like numbering represents like elements.
- Detailed embodiments of the claimed structures and methods are disclosed herein; however, it can be understood that the disclosed embodiments are merely illustrative of the claimed structures and methods that may be embodied in various forms. This invention may, however, be embodied in many different forms and should not be construed as limited to the exemplary embodiments set forth herein. In the description, details of well-known features and techniques may be omitted to avoid unnecessarily obscuring the presented embodiments.
- References in the specification to “one embodiment”, “an embodiment”, “an example embodiment”, etc., indicate that the embodiment described may include a particular feature, structure, or characteristic, but every embodiment may not necessarily include the particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.
- For purposes of the description hereinafter, the terms “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the disclosed structures and methods, as oriented in the drawing figures. The terms “overlying”, “atop”, “on top”, “positioned on” or “positioned atop” mean that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure may be present between the first element and the second element. The term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
- In the interest of not obscuring the presentation of embodiments of the present invention, in the following detailed description, some processing steps or operations that are known in the art may have been combined together for presentation and for illustration purposes and in some instances may have not been described in detail. In other instances, some processing steps or operations that are known in the art may not be described at all. It should be understood that the following description is rather focused on the distinctive features or elements of various embodiments of the present invention.
- As stated above, required tolerances of a lid covering multiple components are increasingly difficult to obtain using conventional coining techniques due to the increased number of components under the lid. Closer tolerances may be achieved using reductive manufacturing techniques, such as, for example, computerized numerical control (CNC) machining; however, such techniques are typically more costly.
- Lids are commonly manufactured from copper due to thermal benefits. In comparison, lids fabricated from nickel may result in a 10° Celsius rise in temperature of an integrated circuit under the lid, which would adversely affect performance of the integrated circuit. In other cases, copper lids can be nickel plated to prevent corrosion and improve aesthetics. Nickel plating may further improve adhesion of any thermal interface material used to facilitate heat transfer.
- Traditionally, lids are either formed or coined. Formed lids are manufactured from a thin sheet of copper that is plastically shaped to generate a recess surrounded by a flange. The flange is bonded directly to the substrate while the recess accommodates any integrated circuits and discrete components mounted on the surface of the substrate. Coined lids are manufactured from a thicker piece of copper in which a cavity is embossed (or coined) to make a space for any integrated circuits and discrete components mounted on the surface of the substrate.
- Formed lids are commonly used for lower-performance, cost-sensitive package applications. Although formed lids require less raw material and undergo a relatively simple manufacturing process, they are not rigid nor can they transfer heat as well as coined lids. The lack of rigidity in a formed lid can further negatively affect thermal performance by allowing the thermal interface between the integrated circuit and the lid to fail during thermal cycling.
- Coined lids are typically utilized in high-performance, high-power package applications. Coined lids require more copper raw material compared to formed lids, and require a relatively more complicated manufacturing process including multiple stage sequential coining or embossing. In general, due to the amount of material, coined lids function as a better heat sink than formed lids. Additionally, the shape of the coined cavity can be specifically engineered to optimize fit and thermal performance of the package. The lid is designed to balance thermal performance and mechanical performance to optimize package reliability. Package reliability includes reliability of all components within the package.
- For example, mechanical strain or tearing of thermal interface material between the integrated circuit and the lid affect mechanical performance of the package, while thermos-mechanical strains imparted on the integrated circuit may affect device wiring reliability. Lateral spacing between an edge of the integrated circuit and the lid, which is mechanically bonded to the substrate, becomes a key variable balancing thermal performance with mechanical performance. Closer spacing tends to increase thermal-performance, but increases the possibility of a physical collision between the integrated circuit and the lid thus risking mechanical performance.
- As demands for computation power evolve to support big data, machine learning, artificial intelligence and cognitive computing, among other requirements, demands on processor performance and/or power also increase. Cooling solutions once reserved for high end server applications may become utilized in more main stream data centers, high performance computing and graphic processing unit applications. These applications will require high performance attributes of the lid, for example, better thermal performance and improved package reliability. Further, it is expected that additional components such as discrete components and secondary integrated circuits, will need to be populated within the package under the lid for these emerging applications.
- These additional components may be preferably placed in close proximity to the integrated circuit to minimize signal latency. Additionally, discrete components such as inductors and resistors may be placed in close proximity to the integrated circuit to minimize detrimental electrical parasitics. The components may compete for space on the substrate which is critical for optimization of thermal performance versus package reliability of the integrated circuit. For example, they may compete for the space formerly reserved for the critical inner edge of the lid flange. As a compromise, an underside of the lid could be customized to allocate space for both additional devices and discrete components but maintain an optimized spacing between the integrated circuit and the lid for optimal package reliability.
- Requirements for the integrated circuit and the additional components may not be met with the traditional coined lid as required geometries and their tolerances potentially exceed manufacturability capability of a coining or embossing process. Currently a tolerance for a coined lid may be a few tens of microns. Future requirements may include a tolerance of less than 1.0 um and possibly even 0.1 um for some advanced modules.
- A method and structure of a multipart lid design to enable multiple component placement is described in detail below by referring to the accompanying drawings in
FIGS. 1-10 , in according with an illustrative embodiment. - In the present embodiment, the multipart lid may include two or more parts which can be fabricated separately and joined for use as a module lid for a semiconductor package having multiple components. The multipart lid may meet design requirements for increasing an amount of components under the lid. The multipart lid may exceed the thermal and package reliability performance of a coined lid, allow a high degree of complex precision personalized inner cavity geometry, and reduce manufacturing complexity. A reduction in manufacturing complexity may result in a more cost-effective lid. The multipart lid provides an opportunity to separate functionality requirements of a lid top section and functionality requirements of a lid bottom or flange section. For example, a top part of the multipart lid can be designed to optimize thermal performance while a bottom part of the multipart lid can be designed to optimize mechanical performance which may increase package reliability overall.
- Referring to
FIG. 1 , a top view of astructure 100 is shown, according to an exemplary embodiment. Thestructure 100 may include asubstrate 112, anintegrated circuit 114, and one or morediscrete components substrate 112, also known as a carrier, may be a ceramic substrate, a composite substrate, or a laminate substrate. In an embodiment, thesubstrate 112 is an organic laminate substrate. Laminate substrates may be very similar to printed circuit boards in that similar materials and build processes are used; however, laminate substrates may have significantly higher per-layer wiring densities. Laminate substrates may be preferable for their relatively lower cost and increased electrical performance due to the use of copper conductors and lower-dielectric-constant insulator materials. For example, thesubstrate 112 may include four epoxy-glass-reinforced copper layers jacketed by four unreinforced build-up dielectric layers on each side. In many cases, the copper layers of thesubstrate 112 will include one or more thick full metal layers referred to as power planes and thinner sub-planes referred to as power islands. - The
integrated circuit 114 may also be referred to as a chip, a die, a die stack, an electronic component, a component, an electronic device, or a semiconductor device, among other things. Theintegrated circuit 114 may include a logic chip, a voltage reference device, a digital signal processor, a microprocessor, a microcontroller, a graphics processor, a memory device, a memory cube, a booting device, a radio frequency device, a high band width memory device, or any other semiconductor device. There may be more than oneintegrated circuits 114 on thestructure 100. - The
integrated circuit 114 may be electrically and physically connected to thesubstrate 112 using a plurality of solder connections. A typical joining sequence to create the solder connections may begin with depositing or applying a plurality of solder balls on a plurality of bonding pads on theintegrated circuit 114. The plurality of solder balls are then heated to a temperature sufficient to cause them to reflow. Next, theintegrated circuit 114, including the plurality of solder balls, is aligned to and placed on a package site on thesubstrate 112. In doing so, the plurality of solder balls contacts a corresponding plurality of bonding pads on thesubstrate 112. The plurality of solder balls is again heated to a temperature sufficient to cause them to reflow, creating solder connections. The solder connections may electrically connect and physically join theintegrated circuit 114 to thesubstrate 112. An example of the solder connections includes controlled collapse chip connection (also known as C4 or flip-chip connection). The semiconductor packages which use the solder balls as mentioned above may also be referred to as ball grid array, flip chip, and other known names. - The
discrete components discrete components substrate 112 according to known techniques, for example, using a solder reflow process. For purposes of the present disclosure thediscrete components 118 are taller than thediscrete components 116. - The
integrated circuit 114 is generally smaller than thesubstrate 112 to which it is attached. For example, in an embodiment, the integrated circuit 110 may be approximately 75 mm×100 mm, and thesubstrate 112 may be approximately 500 mm×1000 mm. - Referring to
FIGS. 2 and 3 , apackage 200 is shown, according to an exemplary embodiment.FIG. 2 is a top view of thepackage 200 whileFIG. 3 is a cross section view ofFIG. 2 taken along section line A-A. Thepackage 200 may also be referred to as a semiconductor package or a module. Thepackage 200 may include thestructure 100 and alid 120. Thelid 120 is secured to the structure to cover and protect a portion of thesubstrate 112, theintegrated circuit 114, and thediscrete components - Specifically, the
lid 120 is secured to a top surface of thesubstrate 112. In some cases, thelid 120 may have a flange around its perimeter used for securing thelid 120 to the top surface of thesubstrate 112. Thelid 120 may be physically attached or secured to the top surface of thesubstrate 112 using asealant 122 applied directly to a top surface of thesubstrate 112, or alternatively applied to a bottom surface of thelid 120, along the flange. Thelid 120 may generally be secured to thesubstrate 112 only along an outside perimeter of thelid 120, generally in a rectangular outline of lid 120 (seeFIG. 6 ). Thesealant 122 may include any known epoxy suitable to provide mechanical stiffness and resist warpage of thepackage 200, such as, for example, sylgard 577 or EA6700. In order to conduct heat away from theintegrated circuit 114, athermal interface material 124 is typically applied either to an inner top surface of thelid 120 or directly to the top surface of theintegrated circuit 114 to fill a space between theintegrated circuit 114 and thelid 120. Thethermal interface material 124 is used to create a thermal connection between theintegrated circuit 114 and thelid 120 for purposes of transferring heat away from theintegrated circuit 114. In an embodiment, thethermal interface material 124 may include TIM1. - The
lid 120 may generally be made from a metal which provides adequate thermal conductivity and sufficient rigidity to achieve thermal and mechanical performance goals. The size and shape of thelid 120 is specifically designed not to contact theintegrated circuit 114 or any of thediscrete components - Before securing the
lid 120, anunderfill 126 may be applied between thesubstrate 112 and theintegrated circuit 114, and between thesubstrate 112 and thediscrete components underfill 126 may be applied after the integrated circuit and discrete components are physically and electrically joined to thesubstrate 112. Theunderfill 126 may be applied to a bottom edge of each component and is drawn under the components by capillary action to fill open spaces between solder connections. Theunderfill 126 may provide additional mechanical support and strengthen the connections between each component and thesubstrate 112. In an embodiment, theunderfill 126 may include Sumitomo 4160G. As shown inFIG. 3 , theunderfill 126 may extend from under theintegrated circuit 114 and partially up a side of theintegrated circuit 114. - An inner top surface of the
lid 120 may generally be at a height slightly above a height of theintegrated circuit 114 mounted on thesubstrate 112, with enough space for thethermal interface material 124. The inner top surface of thelid 120 may have a cutout, or cavity, in an area above any of the discrete components to accommodate their additional height. In some cases, thelid 120 may have a cavity in an area corresponding to theintegrated circuit 114 to accommodate its height. As shown inFIG. 3 , for example, the one or more talldiscrete components 118 are taller than theintegrated circuit 114. Accordingly, thelid 120 inFIG. 3 has a cavity corresponding with the one or more talldiscrete components 118. Additionally, for example, thediscrete components 116 are shorter than theintegrated circuit 114, thus typically do not require a separate cavity. Preferably, a space remains above the morediscrete components lid 120 and thediscrete components - In addition to providing physical protection, the
lid 120 may also serve a heat transfer function by conducting heat from theintegrated circuit 114 during operation. In many instances, a heat sink (not shown) is commonly attached to an exterior surface of thelid 120 to further assist with transferring heat away from theintegrated circuit 114. It should be noted that, while the embodiment depicted in the figures includes oneintegrated circuit 114, any number of integrated circuits may be included in thepackage 200, which may increase the need for additional heat transfer capabilities. In an embodiment, thelid 120 may be any material that provides good thermal conduction, mechanical stiffness and physical protection to the underlying components, such as, for example, nickel plated copper, anodized aluminum, a ceramic, or any other suitable material. - The various components of the
package 200 described above may each have a different coefficient of thermal expansion (CTE). For example, thesubstrate 112 may have a CTE approximately seven times that of theintegrated circuit 114, and theintegrated circuit 114 and thesubstrate 112 may together have a combined CTE of approximately four to five times that of thelid 120. For example, in an embodiment, theintegrated circuit 114 may have a CTE of about 2 to 3 ppm/° C. while thesubstrate 112 may have an average CTE of about 25 ppm/° C. Additional examples of CTEs for relevant materials is included below in table 1. The difference between CTEs of the various components of thepackage 200 may alternatively be described as a CTE mismatch. -
TABLE 1 Exemplary Coefficients of Thermal Expansion Material CTE (ppm/° C.) Silicon 2.7 Alumina 6 to 7 Copper 16.7 Tin-lead Solder 27 E-glass 54 S-glass 16 Epoxy resins 15-100 Silicon Resins 30-300 - Heating cycles during operation, may result in undesirable stress of the
package 200 as a result of the CTE mismatch, as described above. During operation, thesubstrate 112 may expand up to seven times greater than the expansion of theintegrated circuit 114 as a result of the CTE mismatch between the two components. The CTE mismatch between thesubstrate 112 and theintegrated circuit 114 will typically cause undesirable failures in thesubstrate 112 or the electrical connections between theintegrated circuit 114 and thesubstrate 112. The CTE mismatch between thesubstrate 112 and theintegrated circuit 114 can also cause undesirable and unpredictable warping of thepackage 200. Thepackage 200 will typically experience hundreds if not thousands of heating/cooling cycles during operation. - Potential points of failure for the
package 200 due to handling and heating may include peeling of thethermal interface material 124 between the inner top surface of thelid 120 and the top surface of theintegrated circuit 114. Peeling of thethermal interface material 124 may occur due to a protrusion or a bur as a result of machining thelid 120, or due to thelid 120 beginning to lift or separate from thesubstrate 112 due to warping from heat cycling. - An additional point of failure for the
package 200 may include delamination of theunderfill 126 at a corner of theintegrated circuit 114 also cause by thermal cycling. The delamination of theunderfill 126 may occur due to shear stress at the corner of theintegrated circuit 114 and thesubstrate 112. Shear stress may occur due to the CTE mismatch between thesubstrate 112, theintegrated circuit 114 and thelid 120. - A further point of failure for the
package 200 may include failure of thediscrete components discrete components substrate 112, due to the CTE mismatch between the plastic material and the solder and thesubstrate 112. - Referring to
FIGS. 4 and 5 , anew package 300 is shown, according to an exemplary embodiment.FIG. 4 is a top view of thepackage 300 whileFIG. 5 is a cross section view ofFIG. 4 taken along section line B-B. Thepackage 300 may be substantially similar to thepackage 200 described above; however, with a newmultipart lid 330. - Similar to the
package 200 described above, thepackage 300 includes thesubstrate 112, amultipart lid 330, theintegrated circuit 114, and thediscrete components thermal interface material 124, and theunderfill 126. Unlike thelid 120, described above, themultipart lid 330 includes multiple components or parts. In the present embodiment, themultipart lid 330 includes anupper part 332 joined to alower part 334, as is described in more detail below. Manufacturing the lid from multiple parts allows designers the ability to separate thermal performance from mechanical performance. With the multipart lid design, thermal performance can now be optimized without affecting mechanical performance, and vice versa, therefore allowing further advancements in package reliability. The multipart lid design will allow packaging engineers to balance thermal performance with mechanical performance to achieve optimal package reliability. Specifically, theupper part 332 and thelower part 334 can be individually designed with unique features and fabricated from different materials. For example, theupper part 332 can be designed and made from a material to optimize heat transfer, while thelower part 334 can be designed and made from a material to optimize mechanical rigidity. - With continued reference to
FIGS. 4 and 5 , themultipart lid 330 of the present embodiment is designed such that a height or thickness of thelower part 334 is driven by a height of theintegrated circuit 114. For example, a height or thickness of thelower part 334 of the multipart 330 lid is equal to a height of theintegrated circuit 114 plus a thickness of thethermal interface material 124. Themultipart lid 330 also includes at least afirst cavity 342, asecond cavity 344, and athird cavity 346. Eachcavity structure 100, for example, theintegrated circuit 114 and thediscrete components first cavity 342 extends through thelower part 334 of themultipart lid 330 and into theupper part 332 of themultipart lid 330. Although a limited number of cavities are shown and described, themultipart lid 330 can be designed with any number of cavities to suit the requirements of any package design. For illustrative purposes only, additional cavities are illustrated inFIG. 4 . Unlike thelid 120, themultipart lid 330 includes multiple individualized cavities each having a customized shape and size to accommodate the various components of thestructure 100, respectively. - In the present example, the
first cavity 342 corresponds to the one or more talldiscrete components 118. As shown inFIG. 5 , thefirst cavity 342 extends through thelower part 334 of themultipart lid 330 and partially into theupper part 332 of themultipart lid 330. In the present example, thediscrete components 118 are taller than theintegrated circuit 114, and shorter than thediscrete components 116, as measured from an upper surface of thesubstrate 112. Therefore, because of the cavities of themultipart lid 330 are individually customizable, only thefirst cavity 342 needs to extend into a portion of theupper part 332 of themultipart lid 330. Thesecond cavity 344 corresponds to theintegrated circuit 114. As shown inFIG. 5 , thesecond cavity 344 only extends through thelower part 334 of themultipart lid 330. Thethird cavity 346 corresponds to the shortdiscrete components 116. As shown inFIG. 5 , thethird cavity 346 only extends partially into thelower part 334 of themultipart lid 330. Therefore, each of thecavities discrete components 118, the integratecircuit 114, and the shortdiscrete components 116, respectively. Furthermore, each of thecavities discrete components 118, the integratecircuit 114, and the shortdiscrete components 116, respectively. - Spacing requirement of the various components of the
structure 100 often differ from one component to the next. The customized cavities of themultipart lid 330 allow packaging engineers to individually tailor spacing between themultipart lid 330 and each of the various components of thestructure 100, to further improve performance and reliability. For example, spacing between theintegrated circuit 114 and themultipart lid 330, reserved for thethermal interface material 124, no longer dictates a spacing between thediscrete components multipart lid 330. - To optimize thermal performance of the
package 300, theupper part 332 of themultipart lid 330 may be made from a material with superior heat transfer properties, and may be made from a different material than that of thelower part 334. Additionally, as described above, themultipart lid 330 of the present embodiment is designed such that thethermal interface material 124 is in direct contact with both theintegrated circuit 114 and theupper part 332 of themultipart lid 330 to maximize heat transfer. As illustrated, theupper part 332 of themultipart lid 330 has a uniform thickness. In an embodiment, a heat sink may be secured to a top surface of theupper part 332 to further improve heat transfer. In an alternatively embodiment, theupper part 332 may include cooling fins integrated into its upper surface to further improve heat transfer. In an embodiment, theupper part 332 is made from copper and can be nickel plated to prevent corrosion and improve aesthetics, amongst other known advantages. In such embodiment, theupper part 332 may preferably be nickel plated prior to being joined to thelower part 334. In an embodiment, theupper part 332 may be formed. - In contrast, to optimize physical performance of the
package 300, thelower part 334 of themultipart lid 330 may be made from a different material with superior mechanical properties, and may be made from a different material than that of theupper part 332. Specifically, the material of thelower part 334 may be chosen to minimize the CTE mismatch between thelower part 334, thesubstrate 112, and the various component attached thereon. As such, thelower part 334 of themultipart lid 330 may have a different CTE than theupper part 332. The material of thelower part 334 of themultipart lid 330 may be tailored to more closely match a CTE of thesubstrate 112 and a CTE of the components under themultipart lid 330 in order to minimize warping and reduce the risk of mechanical failure. In some cases, the CTE of thelower part 334 closely matches an average CTE of thesubstrate 112 and thecomponents - By tailoring the material of the
lower part 334 based on the CTE ofcomponents substrate 112, less movement between thelower part 334 and the components due to thermal cycling. Reducing or controlling the CTE mismatch between themultipart lid 330 and thestructure 100 will limit mechanical failure of the solder connections, theunderfill 126, and thethermal interface material 124. - The
lower part 334 may include metal, ceramic, organic material, an oxide, and nickel iron (NiFe). In a preferred embodiment, thelower part 334 may include a nickel iron alloy having a CTE selected from as low as 1.2 with a 36% nickel concentration, to a CTE approaching 20 with approximate 20% nickel concentration. In an embodiment, thelower part 334 can also be plated with nickel, for known advantages described above as well as improve adhesion of thesealant 122. Like with theupper part 332, thelower part 334 may be nickel plated prior to being joined with theupper part 332. In an alternate embodiment, themultipart lid 330 can be nickel plated after thelower part 334 is joined to theupper part 332. Plating may be done with nickel phosphorus (NiP), nickel boron (NiB) or electrolytic nickel. - In an embodiment, the
lower part 334 may be cut, or stamped, from a flat sheet of material with cavities, or openings, needed to accommodate the various components of thestructure 100. Alternatively, thelower part 334 can be manufactured using any known techniques, such as, for example, stamping, coining, machining, or the like. Unlike thelid 120 described above, thelower part 334 of themultipart lid 330 more closely follows a topology of the various components of thestructure 100. Doing so allows packaging engineers to accommodate different sized components and optimize spacing around such components. As described above, some cavities will extend through thelower part 334, for example thefirst cavity 342 and thesecond cavity 344, while other cavities will only extend into a portion of thelower part 334, for example thethird cavity 346. - According to an alternative embodiment, the
lower part 334 may include one or more pieces. In such embodiments, the one or more pieces of thelower part 334 may each have a different CTE and each are joined to theupper part 332 to form themultipart lid 330. The smaller pieces of thelower part 334 may each have a CTE matching a CTE of an adjacent component. For example, one piece of thelower part 334 may have a CTE matching or similar to that of theintegrated circuit 114, while another piece of thelower part 334 may have a CTE matching or similar to that of thediscrete components - After each of the
upper part 332 and thelower part 334 are manufactured, they are joined together. In doing so, theupper part 332 may need to be aligned with thelower part 334. According to the present example, theupper part 332 and thelower part 334 will need to be aligned to form thefirst cavity 342. In some embodiments, the cavities may only exist in thelower part 334, and no alignment would be required to form the cavities. - The
upper part 332 and thelower part 334 may be joined together by any known technique to maintain a balance between thermal performance and mechanical performance of themultipart lid 330. Theupper part 332 and thelower part 334 may be joined together using an adhesive, solder, pressure, or brazing, among other methods. Theupper part 332 may be physically attached or secured to a top surface of thelower part 334 using a sealant, for example thesealant 122, applied directly to a top surface of thelower part 334, or alternatively applied to a bottom surface of theupper part 332. In an embodiment, the one or more pieces of thelower part 334 may be aligned using a fixture or physically placing the one or more pieces of thelower part 334 onto theupper part 332. In such embodiments, the one or more pieces of thelower part 334 may be joined using an adhesive, solder, pressure, or brazing, among other methods. In an embodiment, a length and a width of theupper part 332 may be the same as a length and a width of thelower part 334, however they are not required to be the same. In an embodiment, theupper part 332 is joined to thelower part 334 before themultipart lid 330 is secured to thesubstrate 112. In an alternative embodiment, theupper part 332 is joined to thelower part 334 after thelower part 334 has been secured to thesubstrate 112. - Like the
lid 120, themultipart lid 330 is physically attached or secured to the top surface of thesubstrate 112 using thesealant 122 applied directly to a top surface of thesubstrate 112, or alternatively applied to a bottom surface of themultipart lid 330. Unlike thelid 120, thesealant 122 is not only applied along an outside perimeter but instead across an entire bottom surface of thelower part 334 of the multipart lid 330 (seeFIG. 7 ). - In sum, the
package 300 is more reliably than thepackage 200 as a result of the newmultipart lid 330. Specifically, theupper part 332 and thelower part 334 are fabricated separately each from a different material to balance thermal performance with mechanical performance, therefore improving thepackage 300 reliability. Themultipart lid 330 has the following advantages over the lid 120: improved package reliability, reduced CTE mismatch between the lid and the substrate, reduced mechanical strain, and optimized spacing between the lid and each component on the substrate. It may be noted that not all advantages of the present invention are included above. - Referring to
FIGS. 6 and 7 ,contact area 121 between thesubstrate 112 and thelid 120 is shown along withcontact area 331 between thesubstrate 112 and themultipart lid 330. Due to the unique design to of themultipart lid 330, thelower part 334 has substantially more contact area with thesubstrate 112 than thelid 120. As a result, themultipart lid 330 will provide substantially more mechanical support than thelid 120, and thepackage 300 will be substantially stiffer and more capable of resisting warping than thepackage 200. The stiffer package results in less strain on the components, the solder connections, and theunderfill 126, thereby improving mechanical performance. Additionally, the substantially larger contact area and stiffer package also prevents tearing of thethermal interface material 124, thereby maintaining adequate thermal performance. Packages with themultipart lid 330 are expected to have a substantially lower failure rate than packages with thelid 120. - Referring to
FIGS. 8 and 9 , anew package 400 is shown, according to another exemplary embodiment.FIG. 8 is a top view of thepackage 400 whileFIG. 9 is a cross section view ofFIG. 8 taken along section line C-C. Thepackage 400 may be substantially similar to thepackage 300 described above; however, with a newmultipart lid 430. Like thepackage 300 described above, thepackage 400 includes thesubstrate 112, amultipart lid 430, theintegrated circuit 114, and thediscrete components thermal interface material 124, and theunderfill 126. Themultipart lid 430 includes alower part 434 and an upper part 436. Unlike thepackage 300 described above, themultipart lid 430 has a different configuration than themultipart lid 330. - The
multipart lid 430 of the present embodiment is designed such that a height or thickness of thelower part 434 is driven by a height of the talldiscrete components 118, rather than theintegrated circuit 114 in themultipart lid 330. For example, a height or thickness of thelower part 434 of the multipart 430 lid is equal to a height of the talldiscrete components 118 plus a thickness of any desired spacing require above such components. In such cases, only afirst cavity 442 will extend through thelower part 434 of themultipart lid 430 and asecond cavity 444 and athird cavity 446 only extends partially into thelower part 434 of themultipart lid 430. - Alternatively, the
multipart lid 430 can also be designed such that a height or thickness of thelower part 434 is driven by a height of the shortdiscrete components 116. For example, a height or thickness of thelower part 434 of the multipart 430 lid may be equal to a height of the shortdiscrete components 116 plus a thickness of any desired spacing require above such components. In such cases, afirst cavity 442 and asecond cavity 444 will extend through thelower part 434 of themultipart lid 430 partially into theupper part 432 of themultipart lid 430, and only thethird cavity 446 extends partially into thelower part 434 of themultipart lid 430. - Referring to
FIG. 10 , anew structure 500 is shown. Thestructure 500 may include fourmultipart lids 330. Each of themultipart lids 330 may cover a grouping of components, for example, each of themultipart lids 330 may include afirst cavity 342, asecond cavity 344 and athird cavity 346. As described above in the description ofFIGS. 4 and 5 , eachcavity integrated circuit 114 and thediscrete components substrate 502. For illustrative purposes only, additional cavities are illustrated inFIG. 100 . - The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The terminology used herein was chosen to best explain the principles of the embodiment, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/826,856 US10325830B1 (en) | 2017-11-30 | 2017-11-30 | Multipart lid for a semiconductor package with multiple components |
US16/404,949 US10777482B2 (en) | 2017-11-30 | 2019-05-07 | Multipart lid for a semiconductor package with multiple components |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/826,856 US10325830B1 (en) | 2017-11-30 | 2017-11-30 | Multipart lid for a semiconductor package with multiple components |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/404,949 Continuation US10777482B2 (en) | 2017-11-30 | 2019-05-07 | Multipart lid for a semiconductor package with multiple components |
Publications (2)
Publication Number | Publication Date |
---|---|
US20190164864A1 true US20190164864A1 (en) | 2019-05-30 |
US10325830B1 US10325830B1 (en) | 2019-06-18 |
Family
ID=66633528
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/826,856 Expired - Fee Related US10325830B1 (en) | 2017-11-30 | 2017-11-30 | Multipart lid for a semiconductor package with multiple components |
US16/404,949 Active US10777482B2 (en) | 2017-11-30 | 2019-05-07 | Multipart lid for a semiconductor package with multiple components |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/404,949 Active US10777482B2 (en) | 2017-11-30 | 2019-05-07 | Multipart lid for a semiconductor package with multiple components |
Country Status (1)
Country | Link |
---|---|
US (2) | US10325830B1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11081413B2 (en) * | 2018-02-23 | 2021-08-03 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with inner and outer cavities |
US20220181231A1 (en) * | 2020-12-09 | 2022-06-09 | Shinko Electric Industries Co., Ltd. | Heat dissipation plate and semiconductor device |
US20220392823A1 (en) * | 2021-06-04 | 2022-12-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | High efficiency heat dissipation using thermal interface material film |
US11973000B2 (en) * | 2020-12-09 | 2024-04-30 | Shinko Electric Industries Co., Ltd. | Heat dissipation plate and semiconductor device |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11830859B2 (en) * | 2021-08-30 | 2023-11-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structures and method for forming the same |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6611054B1 (en) * | 1993-12-22 | 2003-08-26 | Honeywell Inc. | IC package lid for dose enhancement protection |
US6218730B1 (en) | 1999-01-06 | 2001-04-17 | International Business Machines Corporation | Apparatus for controlling thermal interface gap distance |
US6292369B1 (en) | 2000-08-07 | 2001-09-18 | International Business Machines Corporation | Methods for customizing lid for improved thermal performance of modules using flip chips |
US6949404B1 (en) * | 2002-11-25 | 2005-09-27 | Altera Corporation | Flip chip package with warpage control |
US20040150097A1 (en) | 2003-01-30 | 2004-08-05 | International Business Machines Corporation | Optimized conductive lid mounting for integrated circuit chip carriers |
US7091604B2 (en) * | 2004-06-04 | 2006-08-15 | Cabot Microelectronics Corporation | Three dimensional integrated circuits |
US7851906B2 (en) | 2007-03-26 | 2010-12-14 | Endicott Interconnect Technologies, Inc. | Flexible circuit electronic package with standoffs |
US8053284B2 (en) | 2009-08-13 | 2011-11-08 | International Business Machines Corporation | Method and package for circuit chip packaging |
US8659169B2 (en) | 2010-09-27 | 2014-02-25 | Xilinx, Inc. | Corner structure for IC die |
CN103380550B (en) | 2011-02-28 | 2015-11-25 | 惠普发展公司,有限责任合伙企业 | Spring loads lid |
US20130299131A1 (en) | 2012-05-14 | 2013-11-14 | Alexander Timashov | Adjustable heat dissipation assembly for magnetic devices |
US9089051B2 (en) * | 2013-06-27 | 2015-07-21 | International Business Machines Corporation | Multichip module with stiffening frame and associated covers |
WO2015042700A1 (en) * | 2013-09-24 | 2015-04-02 | Motion Engine Inc. | Mems components and method of wafer-level manufacturing thereof |
US9093563B2 (en) | 2013-07-11 | 2015-07-28 | International Business Machines Corporation | Electronic module assembly with patterned adhesive array |
US9018040B2 (en) | 2013-09-30 | 2015-04-28 | International Business Machines Corporation | Power distribution for 3D semiconductor package |
US9269694B2 (en) * | 2013-12-11 | 2016-02-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages with thermal management features for reduced thermal crosstalk and methods of forming same |
US9496194B2 (en) | 2014-11-07 | 2016-11-15 | International Business Machines Corporation | Customized module lid |
-
2017
- 2017-11-30 US US15/826,856 patent/US10325830B1/en not_active Expired - Fee Related
-
2019
- 2019-05-07 US US16/404,949 patent/US10777482B2/en active Active
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11081413B2 (en) * | 2018-02-23 | 2021-08-03 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with inner and outer cavities |
US20220181231A1 (en) * | 2020-12-09 | 2022-06-09 | Shinko Electric Industries Co., Ltd. | Heat dissipation plate and semiconductor device |
US11973000B2 (en) * | 2020-12-09 | 2024-04-30 | Shinko Electric Industries Co., Ltd. | Heat dissipation plate and semiconductor device |
US20220392823A1 (en) * | 2021-06-04 | 2022-12-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | High efficiency heat dissipation using thermal interface material film |
US11705381B2 (en) * | 2021-06-04 | 2023-07-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | High efficiency heat dissipation using thermal interface material film |
Also Published As
Publication number | Publication date |
---|---|
US10777482B2 (en) | 2020-09-15 |
US10325830B1 (en) | 2019-06-18 |
US20190259683A1 (en) | 2019-08-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10186477B2 (en) | Power overlay structure and method of making same | |
US9142484B2 (en) | Power module package | |
EP2779230B1 (en) | Power overlay structure and method of making same | |
TWI587759B (en) | A three-dimensional package structure and the method to fabricate thereof | |
EP2311084B1 (en) | Flip chip overmold package | |
US9236348B2 (en) | Ultrathin buried die module and method of manufacturing thereof | |
US8159828B2 (en) | Low profile flip chip power module and method of making | |
US10777482B2 (en) | Multipart lid for a semiconductor package with multiple components | |
US20100019379A1 (en) | External heat sink for bare-die flip chip packages | |
US20130221442A1 (en) | Embedded power stage module | |
US9247631B2 (en) | Method for fabricating heat dissipation substrate | |
KR20160006702A (en) | Semiconductor device and semiconductor device manufacturing method | |
US20120188721A1 (en) | Non-metal stiffener ring for fcbga | |
US8625297B2 (en) | Package structure with electronic component and method for manufacturing same | |
US20190214349A1 (en) | Electronic package and method for fabricating the same | |
US7804179B2 (en) | Plastic ball grid array ruggedization | |
US20220223542A1 (en) | Semiconductor device and manufacturing method thereof | |
WO2018098648A1 (en) | Integrated circuit packaging method and integrated packaging circuit | |
TWI721898B (en) | Semiconductor package structure | |
US9601407B2 (en) | System-in-package module and method for forming the same | |
TWI364105B (en) | Mask plate for packaging chip module and encapsulation method using the same | |
KR20170008958A (en) | Stacked semiconductor package and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ARVIN, CHARLES L.;OSTRANDER, STEVEN P.;TUNGA, KRISHNA R.;REEL/FRAME:044257/0172 Effective date: 20171128 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: ELPIS TECHNOLOGIES INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:052561/0161 Effective date: 20200306 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20230618 |