US20190139801A1 - Wafer carrying fork, semiconductor device manufacturing system, and wafer transporting method - Google Patents
Wafer carrying fork, semiconductor device manufacturing system, and wafer transporting method Download PDFInfo
- Publication number
- US20190139801A1 US20190139801A1 US15/869,074 US201815869074A US2019139801A1 US 20190139801 A1 US20190139801 A1 US 20190139801A1 US 201815869074 A US201815869074 A US 201815869074A US 2019139801 A1 US2019139801 A1 US 2019139801A1
- Authority
- US
- United States
- Prior art keywords
- gas
- wafer
- fork
- purging
- elements
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/673—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere using specially adapted carriers or holders; Fixing the workpieces on such carriers or holders
- H01L21/67303—Vertical boat type carrier whereby the substrates are horizontally supported, e.g. comprising rod-shaped elements
- H01L21/67309—Vertical boat type carrier whereby the substrates are horizontally supported, e.g. comprising rod-shaped elements characterized by the substrate support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67763—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading
- H01L21/67766—Mechanical parts of transfer devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67763—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading
- H01L21/67778—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading involving loading and unloading of wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6838—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping with gripping and holding devices using a vacuum; Bernoulli devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68707—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a robot blade, or gripped by a gripper for conveyance
Definitions
- FIG. 1 is a schematic top view of a semiconductor device manufacturing system in accordance with some embodiments of the disclosure.
- FIG. 2A is a schematic top view of a wafer carrying fork in the semiconductor device manufacturing system of FIG. 1 .
- FIG. 2B is a schematic bottom view of the wafer carrying fork in the semiconductor device manufacturing system of FIG. 1 .
- FIG. 2C is a schematic side view of the wafer carrying fork in the semiconductor device manufacturing system of FIG. 1 .
- FIG. 3 is a schematic bottom view of a wafer carrying fork in accordance with some alternative embodiments of the disclosure.
- FIG. 4A is a schematic side view of a cassette in the semiconductor device manufacturing system of FIG. 1 illustrating a stage of a wafer transporting method in accordance with some embodiments of the disclosure.
- FIG. 4B is a schematic side view of the cassette in the semiconductor device manufacturing system of FIG. 1 illustrating a stage of the wafer transporting method in accordance with some embodiments of the disclosure.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- FIG. 1 is a schematic top view of a semiconductor device manufacturing system 10 in accordance with some embodiments of the disclosure.
- the semiconductor device manufacturing system 10 may be configured to process and transport a wafer 500 .
- the wafer 500 may include one or more semiconductor layer(s), conductor(s), and/or insulator layer(s).
- the semiconductor layer(s) may include an elementary semiconductor such as silicon or germanium with a crystalline, polycrystalline, amorphous, and/or other suitable structure; a compound semiconductor including silicon carbide, gallium arsenic, gallium phosphide, indium phosphide, indium arsenide, and/or indium antimonide; an alloy semiconductor including SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and/or GaInAsP; any other suitable material; and/or combinations thereof.
- combinations of semiconductors may take the form of a mixture or a gradient such as a wafer in which the ratio of Si and Ge vary across locations.
- the wafer 500 includes layered semiconductors.
- the layered semiconductors may be disposed on an insulator to produce a silicon-on-insulator (SOI) wafer, a silicon-on-sapphire wafer, or a silicon-germanium-on-insulator wafer.
- SOI silicon-on-insulator
- TFT thin film transistor
- the wafer 500 may go through many processing steps. For example, the wafer 500 may be subjected to a photolithography process, an etching process, and/or a doping process.
- the semiconductor device manufacturing system 10 includes a wafer processing chamber C, a load lock module LLM, a load module LM, and a load port LP.
- the load lock module LLM is adjacent to the wafer processing chamber C
- the load module LM is adjacent to the load lock module LLM
- the load port LP is adjacent to the load module LM.
- the wafer processing chamber C, the load lock module LLM, the load module LM, and the load port LP are spatially connected with each other.
- the wafer processing chamber C, the chamber of the load lock module LLM, the chamber of load module LM, and the chamber of load port LP are all communicated with each other. In this way, the wafer 500 may be transported freely among the wafer processing chamber C, the load lock module LLM, the load module LM, and the load port LP.
- the wafer processing chamber C may be configured to perform any manufacturing procedure on the wafer 500 .
- the wafer processing chamber C may be configured to perform deposition processes.
- the deposition processes include a physical vapor deposition (PVD) process, a chemical vapor deposition (CVD) process, a plasma-enhanced chemical vapor deposition (PECVD) process, an electrochemical deposition (ECD) process, a molecular beam epitaxy (MBE) process, an atomic layer deposition (ALD) process, and/or other deposition processes.
- the wafer processing chamber C may be configured to perform etching processes.
- the etching processes include a wet etching process, a dry etching process, and/or an ion beam milling process.
- the wafer processing chamber C may be configured to perform a photolithographic exposure process, an ion implantation process, a thermal process (such as an annealing process and/or a thermal oxidation process), a cleaning process (such as a rinsing process and/or a plasma ashing process), a chemical mechanical polishing (CMP) process, a testing process, and/or a combination thereof.
- a photolithographic exposure process such as an annealing process and/or a thermal oxidation process
- a cleaning process such as a rinsing process and/or a plasma ashing process
- CMP chemical mechanical polishing
- the load lock module LLM is arranged between the wafer processing chamber C and the load module LM.
- the load lock module LLM may be configured to preserve the atmosphere within the wafer processing chamber C by separating the wafer processing chamber C from the load module LM.
- the load lock module LLM includes a plurality of transportation forks 100 and a plurality of stages 102 .
- Each of the transportation forks 100 may be connected to a transportation robot arm (not shown) such that the transportation forks is able to rotate freely.
- the transportation fork 100 may be inserted into the wafer processing chamber C to acquire a processed wafer (i.e. the wafer 500 ). Thereafter, the transportation fork 100 may transport the wafer onto the stage 102 in the load lock module LLM.
- the load lock module LLM is sealed.
- the load lock module LLM is capable of creating an atmosphere compatible with the wafer processing chamber C or the load module LM depending on where the loaded wafer 500 is scheduled to be next.
- the gas content within the load lock module LLM may be altered to adjust the atmosphere within the load lock module LLM.
- the gas content may be adjusted by mechanisms such as addition of gas, creation of vacuum, and/or other suitable methods.
- the load module LM is located between the load lock module LLM and the load port LP.
- the load module LM is a facility interface.
- the load module LM may include an equipment front end module (EFEM).
- the load module LM includes an automated robot arm 300 , a wafer carrying fork 200 , and a stage 302 .
- the automated robot arm 300 may be stationed on a rail (not shown) such that the automated robot arm 300 is able to slide along the rail, thereby moving in a horizontal direction.
- the automated robot arm 300 is able to rotate freely as well.
- the wafer carrying fork 200 is connected to the automated robot arm 300 .
- the wafer carrying fork 200 is connected to the automated robot arm 300 such that the wafer carrying fork 200 may be rotated freely.
- a radial and/or a rotational movement of the automated robot arm 300 and the wafer carrying fork 200 can be coordinated or combined to pick up, transport, and/or deliver the wafer 500 from one location to another.
- the automated robot arm 300 and the wafer carrying fork 200 may travel to the load lock module LLM to pick up the wafer 500 positioned on the stage 102 . Thereafter, the automated robot arm 300 and the wafer carrying fork 200 may transport the wafer 500 to the load port LP.
- the stage 302 in the load module LM may be utilized to temporarily store the wafer 500 retrieved from the load lock module LLM or the load port LP by the automated robot arm 300 and the wafer carrying fork 200 .
- FIG. 1 illustrated one automated robot arm 300 and one wafer carrying fork 200
- the number of the automated robot arm 300 and the number of the wafer carrying fork 200 are not limited thereto.
- multiple automated robot arms 300 and multiple wafer carrying fork 200 may be installed in the load module LM.
- the wafer 500 may be loaded through the load port LP.
- the load port LP may be configured to accommodate a plurality of cassettes 400 .
- the cassette 400 may be a front-opening unified pod (FOUP), a front-opening shipping box (FOSB), a standard mechanical interface (SMIF) pod, and/or other suitable container.
- the cassettes 400 may be transferred from a stocker (not shown) to the load port LP by an overhead hoist transport (OHT; not shown).
- the cassettes 400 are containers for holding one or more wafer(s) 500 and for transporting the wafer(s) 500 between manufacturing tools.
- the cassettes 400 may have features such as coupling locations and electronic tags to facilitate use with an automated materials handling system.
- the cassettes 400 are sealed in order to provide a microenvironment for the wafer 500 contained within to avoid contamination.
- each cassette 400 may have a door specifically designed such that the cassette 400 remain sealed until it is docked with the load port LP.
- the semiconductor device manufacturing system 10 allows the wafer 500 to be transported among the wafer processing chamber C, the load lock module LLM, the load module LM, and the load port LP in any directions.
- the wafer 500 may be transported from the wafer processing chamber C to the load port LP by passing through the load lock module LLM and the load module LM in sequential order.
- the wafer 500 may be transported from the load port LP to the wafer processing chamber C by passing through the load module LM and the load lock module LLM in sequential order.
- FIG. 2A is a schematic top view of a wafer carrying fork 200 in the semiconductor device manufacturing system 10 of FIG. 1 .
- FIG. 2B is a schematic bottom view of the wafer carrying fork 200 in the semiconductor device manufacturing system 10 of FIG. 1 .
- FIG. 2C is a schematic side view of the wafer carrying fork 200 in the semiconductor device manufacturing system 10 of FIG. 1 .
- the wafer carrying fork 200 is configured to hold the wafer 500 during transportation.
- the detailed descriptions with respect to the wafer carrying fork 200 in the load module LM will be discussed below.
- the wafer carrying fork 200 includes a fork body 208 , a plurality of wafer suction holes 202 , a plurality of wafer suction pipes 204 , a plurality of anti-slip pads 206 , a plurality of gas suction elements 212 , a plurality of gas suction pipes 214 , a plurality of gas purging elements 216 , and a plurality of gas purging pipes 218 .
- the fork body 208 has a top surface 200 a, a bottom surface 200 b opposite to the top surface 200 a, and a plurality of lateral surfaces 200 c 1 , 200 c 2 , 200 c 3 , 200 c 4 , and 200 c 5 connecting the top surface 200 a and the bottom surface 200 b.
- the lateral surface 200 c 2 is connected to the lateral surface 200 c 1
- the lateral surface 200 c 3 is connected to the lateral surface 200 c 2
- the lateral surface 200 c 4 is connected to the lateral surface 200 c 3
- the lateral surface 200 c 5 is connected to the lateral surface 200 c 4 .
- the wafer suction holes 202 are located on the top surface 200 a of the fork body 208 .
- the wafer suction holes 202 are connected to the wafer suction pipes 204 embedded in the fork body 208 .
- the wafer suction pipes 204 may be connected to a pump (not shown).
- the wafer suction holes 202 are able to provide a suction force to securely fix the wafer 500 onto the wafer body 208 .
- the wafer 500 may be released from the wafer carrying fork 200 .
- the configuration of the wafer suction holes 202 in FIG. 2A merely serves as an exemplary illustration, and the number and/or the location of the wafer suction holes 202 may be altered in some alternative embodiments.
- the fork body 208 includes a recessed portion R for accommodating the wafer 500 .
- the recessed portion R may create a depressed surface, and the space formed by the depressed surface (as illustrated in FIG. 2C ) is able to house the wafer 500 .
- a profile of the recessed portion R matches a portion of a contour of the wafer 500 .
- the wafer 500 is fitted into the recessed portion R.
- the indentation generated from the recessed portion R is able to further secure the wafer 500 in place.
- the anti-slip pads 206 may be provided on the top surface 200 a of the wafer body 208 to prevent the wafer 500 from slipping off the wafer carrying fork 200 . It should be noted that the configuration of the anti-slip pads 206 in FIG. 2A merely serves as an exemplary illustration, and the number and/or the location of anti-slip pads 206 may be altered in some alternative embodiments. In some embodiments, the anti-slip pads 206 are optional.
- the gas purging elements 216 are located on the lateral surfaces 200 c 1 , 200 c 5 of the fork body 208 .
- the gas purging elements 216 are connected to the gas purging pipes 218 .
- the gas purging pipes 218 are embedded in the fork body 208 .
- the gas purging pipes 218 are located inside of the fork body 208 .
- the gas purging pipes 218 may be formed by, for example, removing a portion of the fork body 208 through mechanical drilling or laser drilling to form a plurality of passages and/or inserting the pipes into the passages.
- the gas purging elements 216 are configured to purge an inert gas.
- the inert gas may include nitrogen gas, argon gas, helium gas, or clean dry air (CDA).
- the gas purging pipes 218 are connected to a tank (not shown) filled with the inert gas. A pressure may be applied to the tank by a pump (not shown) so the inert gas in the tank travels through the gas purging pipes 218 and purges through the gas purging elements 216 .
- the gas purging pipes 218 may be connected to a gas cylinder or an air compressor. As illustrated in FIG. 2B and FIG. 2C , the gas purging elements 216 are located on the lateral surfaces 200 c 1 , 200 c 5 of the fork body 208 .
- the configuration of the gas purging elements 216 in FIG. 2B and FIG. 2C merely serves as an exemplary illustration, and the number and/or the location of the gas purging elements 216 may be altered in some alternative embodiments.
- more or less gas purging elements 216 may be disposed on the lateral surfaces 200 c 2 , the lateral surface 200 c 3 , or the lateral surface 200 c 4 .
- the gas suction elements 212 are located on the bottom surface 200 b of the fork body 208 .
- the gas suction elements 212 are connected to the gas suction pipes 214 .
- the gas suction pipes 214 are also embedded in the fork body 208 .
- the gas suction pipes 214 are located inside of the fork body 208 .
- the gas suction pipes 214 may be formed by, for example, removing a portion of the fork body 208 through mechanical drilling or laser drilling to form a plurality of passages and/or inserting the pipes into the passages.
- the gas suction elements 212 are configured to draw undesired gas in the cassettes 400 .
- the gas suction elements 212 are connected to an empty tank (not shown). A suction force may be provided to the gas suction pipes 214 so the undesired gas in the cassettes 400 may be drawn by the gas suction elements 212 and the gas suction pies 214 into the empty tank. The detailed mechanism of the gas suction elements 212 will be described later. It should be noted that the configuration of the gas suction elements 212 in FIG. 2B merely serves as an exemplary illustration, and the number and/or the location of the gas suction elements 212 may be altered in some alternative embodiments.
- FIG. 3 is a schematic bottom view of a wafer carrying fork 200 ′ in accordance with some alternative embodiments of the disclosure.
- the wafer carrying fork 200 ′ is similar to the wafer carrying fork 200 of FIG. 2B . Therefore, same elements are denoted by the same reference numeral and the detail descriptions thereof are omitted herein.
- the gas purging pipes 218 and the gas suction pipes 214 are located on the exterior of the fork body 208 .
- the gas purging pipes 218 may be attached to the lateral surfaces 200 c 1 , 200 c 5 of the fork body 208 and the gas suction pipes 214 may be attached to the bottom surface 200 b of the fork body 208 .
- the existing wafer carrying fork may be easily modified by addition of gas purging and suction pipes/elements to obtain the wafer carrying fork 200 ′.
- FIG. 4A is a schematic side view of a cassette 400 in the semiconductor device manufacturing system 10 of FIG. 1 illustrating a stage of a wafer transporting method in accordance with some embodiments of the disclosure.
- FIG. 4B is a schematic side view of the cassette 400 in the semiconductor device manufacturing system 10 of FIG. 1 illustrating a stage of the wafer transporting method in accordance with some embodiments of the disclosure.
- a wafer transporting method will be described below in conjunction with FIG. 4A and FIG. 4B .
- a first wafer 510 and a second wafer 520 may be processed in the wafer processing chamber C.
- the transportation fork 100 of the load lock module LLM is inserted into the wafer processing chamber C to acquire the processed first wafer 510 .
- the acquired first wafer 510 is transported onto the stage 102 by the transportation fork 100 .
- the automated robot arm 300 and the wafer carrying fork 200 of the load module LM travels to the load lock module LLM to pick up the first wafer 510 positioned on the stage 102 .
- the first wafer 510 is transported from the load lock module LLM into the cassette 400 located in the load port LP by the wafer carrying fork 200 .
- a first gas purging process is performed.
- the inert gas IG such as nitrogen gas, argon gas, helium gas, or clean dry air (CDA) are purged from the gas purging elements 216 of the wafer carrying fork 200 into the cassette 400 .
- the majority of the volume of the cassette 400 may be occupied by the inert gas IG.
- a purging rate of the inert gas IG ranges between 1 m 3 /min and 10 m 3 /min and a purging time of the inert gas IG ranges between 1 second and 3 seconds.
- the gas purging process may be performed on both sides of the wafer carrying fork 200 such that the inert gas IG is purged in a symmetrical manner. As such, the counter force generated by purging the inert gas IG on both sides of the wafer carrying fork 200 may be cancelled by each other, thereby suppressing undesired movement (for example, swinging in the horizontal direction) of the wafer carrying fork 200 .
- the first wafer 510 is released from the wafer carrying fork 200 .
- the wafer carrying fork 200 returns to the load module LM, leaving the first wafer 510 inside of the cassette 400 to complete the transportation.
- Similar procedures may be repeated for the second wafer 520 .
- the transportation fork 100 of the load lock module LLM is inserted into the wafer processing chamber C to acquire the processed second wafer 520 .
- the acquired second wafer 520 is transported onto the stage 102 by the transportation fork 100 .
- the automated robot arm 300 and the wafer carrying fork 200 of the load module LM travels to the load lock module LLM to pick up the second wafer 520 positioned on the stage 102 .
- the second wafer 520 is transported from the load lock module LLM into the cassette 400 located in the load port LP by the wafer carrying fork 200 .
- the wafer carrying fork 200 and the second wafer 520 are located above the first wafer 510 when the second wafer. 520 is transported into the cassette 400 .
- a first gas suction process and a second gas purging process are performed.
- a top surface 510 a of the processed first wafer 510 may emit an outgassing gas OG.
- the outgassing gas OG may be a byproduct generated from the process previously performed on the first wafer 510 .
- the outgassing gas OG may react with the impurities in the atmosphere to create substances harmful to the wafers stored in the cassette 400 .
- the outgassing gas OG emitted from the first wafer 510 is drawn by the gas suction elements 212 of the wafer carrying fork 200 .
- generation of the harmful substance may be avoided to ensure the quality of the wafer.
- a suction rate of the outgassing gas OG ranges between 1 m 3 /min and 10 m 3 /min and a suction time of the outgassing gas OG ranges between 1 second and 3 seconds.
- the inert gas IG such as nitrogen gas, argon gas, helium gas, or clean dry air (CDA) are purged from the gas purging elements 216 of the wafer carrying fork 200 into the cassette 400 .
- the majority of the volume of the cassette 400 may be occupied by the inert gas IG. Since the inert gas IG is unlikely to react with the outgassing gas OG emitted from the first wafer 510 , purging of the inert gas IG may further prevent generation of the harmful substances.
- a purging rate of the inert gas IG ranges between 1 m 3 /min and 10 m 3 /min and a purging time of the inert gas IG ranges between 1 second and 3 seconds.
- the first gas suction process and the second gas purging process may be simultaneously performed in the cassette 400 . However, it construes no limitation in the disclosure. In some alternative embodiments, the first gas suction process is performed prior to the second gas purging process in the cassette 400 .
- the second wafer 520 is released from the wafer carrying fork 200 .
- the wafer carrying fork 200 returns to the load module LM, leaving the second wafer 520 inside of the cassette 400 to complete the transportation process.
- a wafer carrying fork includes a fork body, a plurality of wafer suction holes, a plurality of gas purging elements, a plurality of gas purging pipes, a plurality of gas suction elements, and a plurality of gas suction pipes.
- the fork body has a top surface, a bottom surface opposite to the top surface, and a plurality of lateral surfaces connecting the top surface and the bottom surface.
- the wafer suction holes are located on the top surface of the fork body.
- the gas purging elements are located on the lateral surfaces of the fork body.
- the gas purging pipes are connected to the gas purging elements.
- the gas suction elements are located on the bottom surface of the fork body.
- the gas suction pipes are connected to the gas suction elements.
- a semiconductor device manufacturing system includes a wafer processing chamber, a load lock module, a load module, and a load port.
- the load lock module is adjacent to and connected with the wafer processing chamber.
- the load module is adjacent to and connected with the load lock module.
- the load module includes an automated robot arm and a wafer carrying fork connected to the automated robot arm.
- the wafer carrying fork includes a fork body, a plurality of wafer suction holes, a plurality of gas purging elements, a plurality of gas purging pipes, a plurality of gas suction elements, and a plurality of gas suction pipes.
- the fork body has a top surface, a bottom surface opposite to the top surface, and a plurality of lateral surfaces connecting the top surface and the bottom surface.
- the wafer suction holes are located on the top surface of the fork body.
- the gas purging elements are located on the lateral surfaces of the fork body.
- the gas purging pipes are connected to the gas purging elements.
- the gas suction elements are located on the bottom surface of the fork body.
- the gas suction pipes are connected to the gas suction elements.
- the load port is adjacent to and connected with the load module.
- a wafer transporting method includes at least the following steps.
- a first wafer is transported from a wafer processing chamber into a load lock module adjacent to the wafer processing chamber.
- a wafer carrying fork having a plurality of gas purging elements and a plurality of gas suction elements in a load module adjacent to the load lock module is provided.
- the first wafer is transported from the load lock module into a cassette located in a load port by the wafer carrying fork.
- the load port is adjacent to the load module.
- a first gas purging process is performed to purge an inert gas into the cassette by the gas purging elements of the wafer carrying fork.
- a second wafer is transported form the wafer processing chamber into the load lock module.
- the second wafer is transported from the load lock module into the cassette such that the wafer carrying fork and the second wafer are located above the first wafer.
- a first gas suction process is performed to draw an outgassing gas emitted from a surface of the first wafer by the gas suction elements of the wafer carrying fork.
- a second gas purging process is performed to purge the inert gas into the cassette by the gas purging elements of the wafer carrying fork.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Robotics (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Abstract
Description
- This application claims the priority benefit of U.S. provisional application Ser. No. 62/583,420, filed on Nov. 8, 2017. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.
- The semiconductor industry has experienced rapid growth due to continuous improvements in the integration density of various electronic components (i.e., transistors, diodes, resistors, capacitors, etc.). For the most part, this improvement in integration density has come from repeated reductions in minimum feature size, which allows more of the smaller components to be integrated into a given area. As feature size shrinks, the associated circuits become more sensitive to contamination during the manufacturing process. Many of the manufacturing procedures carried out may result in residues that are capable of damaging the electronic components. Systems and methods to reduce residue and residue vapor have the potential to dramatically improve yield and are of significant value.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 is a schematic top view of a semiconductor device manufacturing system in accordance with some embodiments of the disclosure. -
FIG. 2A is a schematic top view of a wafer carrying fork in the semiconductor device manufacturing system ofFIG. 1 . -
FIG. 2B is a schematic bottom view of the wafer carrying fork in the semiconductor device manufacturing system ofFIG. 1 . -
FIG. 2C is a schematic side view of the wafer carrying fork in the semiconductor device manufacturing system ofFIG. 1 . -
FIG. 3 is a schematic bottom view of a wafer carrying fork in accordance with some alternative embodiments of the disclosure. -
FIG. 4A is a schematic side view of a cassette in the semiconductor device manufacturing system ofFIG. 1 illustrating a stage of a wafer transporting method in accordance with some embodiments of the disclosure. -
FIG. 4B is a schematic side view of the cassette in the semiconductor device manufacturing system ofFIG. 1 illustrating a stage of the wafer transporting method in accordance with some embodiments of the disclosure. - The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
-
FIG. 1 is a schematic top view of a semiconductordevice manufacturing system 10 in accordance with some embodiments of the disclosure. In some embodiments, the semiconductordevice manufacturing system 10 may be configured to process and transport awafer 500. In some embodiments, thewafer 500 may include one or more semiconductor layer(s), conductor(s), and/or insulator layer(s). The semiconductor layer(s) may include an elementary semiconductor such as silicon or germanium with a crystalline, polycrystalline, amorphous, and/or other suitable structure; a compound semiconductor including silicon carbide, gallium arsenic, gallium phosphide, indium phosphide, indium arsenide, and/or indium antimonide; an alloy semiconductor including SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and/or GaInAsP; any other suitable material; and/or combinations thereof. In some embodiments, combinations of semiconductors may take the form of a mixture or a gradient such as a wafer in which the ratio of Si and Ge vary across locations. In some embodiments, thewafer 500 includes layered semiconductors. For example, the layered semiconductors may be disposed on an insulator to produce a silicon-on-insulator (SOI) wafer, a silicon-on-sapphire wafer, or a silicon-germanium-on-insulator wafer. Alternatively, the layered semiconductors may be disposed on a glass to produce a thin film transistor (TFT). In some embodiments, thewafer 500 may go through many processing steps. For example, thewafer 500 may be subjected to a photolithography process, an etching process, and/or a doping process. - Referring to
FIG. 1 , the semiconductordevice manufacturing system 10 includes a wafer processing chamber C, a load lock module LLM, a load module LM, and a load port LP. In some embodiments, the load lock module LLM is adjacent to the wafer processing chamber C, the load module LM is adjacent to the load lock module LLM, and the load port LP is adjacent to the load module LM. As illustrated inFIG. 1 , the wafer processing chamber C, the load lock module LLM, the load module LM, and the load port LP are spatially connected with each other. In other words, the wafer processing chamber C, the chamber of the load lock module LLM, the chamber of load module LM, and the chamber of load port LP are all communicated with each other. In this way, thewafer 500 may be transported freely among the wafer processing chamber C, the load lock module LLM, the load module LM, and the load port LP. - In some embodiments, the wafer processing chamber C may be configured to perform any manufacturing procedure on the
wafer 500. In some embodiments, the wafer processing chamber C may be configured to perform deposition processes. Examples of the deposition processes include a physical vapor deposition (PVD) process, a chemical vapor deposition (CVD) process, a plasma-enhanced chemical vapor deposition (PECVD) process, an electrochemical deposition (ECD) process, a molecular beam epitaxy (MBE) process, an atomic layer deposition (ALD) process, and/or other deposition processes. In some embodiments, the wafer processing chamber C may be configured to perform etching processes. Examples of the etching processes include a wet etching process, a dry etching process, and/or an ion beam milling process. In some alternative embodiments, the wafer processing chamber C may be configured to perform a photolithographic exposure process, an ion implantation process, a thermal process (such as an annealing process and/or a thermal oxidation process), a cleaning process (such as a rinsing process and/or a plasma ashing process), a chemical mechanical polishing (CMP) process, a testing process, and/or a combination thereof. - The load lock module LLM is arranged between the wafer processing chamber C and the load module LM. The load lock module LLM may be configured to preserve the atmosphere within the wafer processing chamber C by separating the wafer processing chamber C from the load module LM. In some embodiments, the load lock module LLM includes a plurality of
transportation forks 100 and a plurality ofstages 102. Each of thetransportation forks 100 may be connected to a transportation robot arm (not shown) such that the transportation forks is able to rotate freely. In some embodiments, thetransportation fork 100 may be inserted into the wafer processing chamber C to acquire a processed wafer (i.e. the wafer 500). Thereafter, thetransportation fork 100 may transport the wafer onto thestage 102 in the load lock module LLM. When thewafer 500 is transported from the wafer processing chamber C or the load module LM into the load lock module LLM, the load lock module LLM is sealed. The load lock module LLM is capable of creating an atmosphere compatible with the wafer processing chamber C or the load module LM depending on where the loadedwafer 500 is scheduled to be next. For example, the gas content within the load lock module LLM may be altered to adjust the atmosphere within the load lock module LLM. The gas content may be adjusted by mechanisms such as addition of gas, creation of vacuum, and/or other suitable methods. When the atmosphere matching the wafer processing chamber C or the load module LM has been reached, the load lock module LLM may be opened, and thewafer 500 located inside of the load lock module LLM may be accessed. - The load module LM is located between the load lock module LLM and the load port LP. In some embodiments, the load module LM is a facility interface. For example, the load module LM may include an equipment front end module (EFEM). In some embodiments, the load module LM includes an
automated robot arm 300, awafer carrying fork 200, and astage 302. Theautomated robot arm 300 may be stationed on a rail (not shown) such that theautomated robot arm 300 is able to slide along the rail, thereby moving in a horizontal direction. Theautomated robot arm 300 is able to rotate freely as well. Thewafer carrying fork 200 is connected to theautomated robot arm 300. For example, thewafer carrying fork 200 is connected to theautomated robot arm 300 such that thewafer carrying fork 200 may be rotated freely. In some embodiments, a radial and/or a rotational movement of theautomated robot arm 300 and thewafer carrying fork 200 can be coordinated or combined to pick up, transport, and/or deliver thewafer 500 from one location to another. For example, theautomated robot arm 300 and thewafer carrying fork 200 may travel to the load lock module LLM to pick up thewafer 500 positioned on thestage 102. Thereafter, theautomated robot arm 300 and thewafer carrying fork 200 may transport thewafer 500 to the load port LP. In some embodiments, thestage 302 in the load module LM may be utilized to temporarily store thewafer 500 retrieved from the load lock module LLM or the load port LP by theautomated robot arm 300 and thewafer carrying fork 200. It should be noted that althoughFIG. 1 illustrated oneautomated robot arm 300 and onewafer carrying fork 200, the number of theautomated robot arm 300 and the number of thewafer carrying fork 200 are not limited thereto. In some alternative embodiments, multiple automatedrobot arms 300 and multiplewafer carrying fork 200 may be installed in the load module LM. - The
wafer 500 may be loaded through the load port LP. In some embodiments, the load port LP may be configured to accommodate a plurality ofcassettes 400. Thecassette 400 may be a front-opening unified pod (FOUP), a front-opening shipping box (FOSB), a standard mechanical interface (SMIF) pod, and/or other suitable container. In some embodiments, thecassettes 400 may be transferred from a stocker (not shown) to the load port LP by an overhead hoist transport (OHT; not shown). In some embodiments, thecassettes 400 are containers for holding one or more wafer(s) 500 and for transporting the wafer(s) 500 between manufacturing tools. In some embodiments, thecassettes 400 may have features such as coupling locations and electronic tags to facilitate use with an automated materials handling system. Thecassettes 400 are sealed in order to provide a microenvironment for thewafer 500 contained within to avoid contamination. To prevent loss of the controlled atmosphere, eachcassette 400 may have a door specifically designed such that thecassette 400 remain sealed until it is docked with the load port LP. - In some embodiments, the semiconductor
device manufacturing system 10 allows thewafer 500 to be transported among the wafer processing chamber C, the load lock module LLM, the load module LM, and the load port LP in any directions. For example, thewafer 500 may be transported from the wafer processing chamber C to the load port LP by passing through the load lock module LLM and the load module LM in sequential order. In some alternative embodiments, thewafer 500 may be transported from the load port LP to the wafer processing chamber C by passing through the load module LM and the load lock module LLM in sequential order. -
FIG. 2A is a schematic top view of awafer carrying fork 200 in the semiconductordevice manufacturing system 10 ofFIG. 1 .FIG. 2B is a schematic bottom view of thewafer carrying fork 200 in the semiconductordevice manufacturing system 10 ofFIG. 1 .FIG. 2C is a schematic side view of thewafer carrying fork 200 in the semiconductordevice manufacturing system 10 ofFIG. 1 . Thewafer carrying fork 200 is configured to hold thewafer 500 during transportation. The detailed descriptions with respect to thewafer carrying fork 200 in the load module LM will be discussed below. - Referring to
FIGS. 2A-2C , thewafer carrying fork 200 includes afork body 208, a plurality of wafer suction holes 202, a plurality ofwafer suction pipes 204, a plurality ofanti-slip pads 206, a plurality ofgas suction elements 212, a plurality ofgas suction pipes 214, a plurality ofgas purging elements 216, and a plurality ofgas purging pipes 218. Thefork body 208 has atop surface 200 a, abottom surface 200 b opposite to thetop surface 200 a, and a plurality of lateral surfaces 200 c 1, 200 c 2, 200 c 3, 200 c 4, and 200 c 5 connecting thetop surface 200 a and thebottom surface 200 b. The lateral surface 200 c 2 is connected to the lateral surface 200 c 1, the lateral surface 200 c 3 is connected to the lateral surface 200 c 2, the lateral surface 200 c 4 is connected to the lateral surface 200 c 3, and the lateral surface 200 c 5 is connected to the lateral surface 200 c 4. - Referring to
FIG. 2A , the wafer suction holes 202 are located on thetop surface 200 a of thefork body 208. In some embodiments, the wafer suction holes 202 are connected to thewafer suction pipes 204 embedded in thefork body 208. Thewafer suction pipes 204 may be connected to a pump (not shown). By proving a negative pressure (vacuum) to thewafer suction pipes 204 through the pump, the wafer suction holes 202 are able to provide a suction force to securely fix thewafer 500 onto thewafer body 208. By releasing the negative pressure (vacuum break) of thewafer suction pipes 204, thewafer 500 may be released from thewafer carrying fork 200. It should be noted that the configuration of the wafer suction holes 202 inFIG. 2A merely serves as an exemplary illustration, and the number and/or the location of the wafer suction holes 202 may be altered in some alternative embodiments. - Referring to
FIG. 2A andFIG. 2C , to further secure thewafer 500, thefork body 208 includes a recessed portion R for accommodating thewafer 500. The recessed portion R may create a depressed surface, and the space formed by the depressed surface (as illustrated inFIG. 2C ) is able to house thewafer 500. For example, as illustrated inFIG. 2A , a profile of the recessed portion R matches a portion of a contour of thewafer 500. As such, thewafer 500 is fitted into the recessed portion R. The indentation generated from the recessed portion R is able to further secure thewafer 500 in place. - In some embodiments, further fixing measures are also provided. For example, as illustrated in
FIG. 2A , theanti-slip pads 206 may be provided on thetop surface 200 a of thewafer body 208 to prevent thewafer 500 from slipping off thewafer carrying fork 200. It should be noted that the configuration of theanti-slip pads 206 inFIG. 2A merely serves as an exemplary illustration, and the number and/or the location ofanti-slip pads 206 may be altered in some alternative embodiments. In some embodiments, theanti-slip pads 206 are optional. - Referring to
FIG. 2B , thegas purging elements 216 are located on the lateral surfaces 200 c 1, 200 c 5 of thefork body 208. Thegas purging elements 216 are connected to thegas purging pipes 218. In some embodiments, thegas purging pipes 218 are embedded in thefork body 208. In other words, thegas purging pipes 218 are located inside of thefork body 208. Thegas purging pipes 218 may be formed by, for example, removing a portion of thefork body 208 through mechanical drilling or laser drilling to form a plurality of passages and/or inserting the pipes into the passages. In some embodiments, thegas purging elements 216 are configured to purge an inert gas. The inert gas may include nitrogen gas, argon gas, helium gas, or clean dry air (CDA). In some embodiments, thegas purging pipes 218 are connected to a tank (not shown) filled with the inert gas. A pressure may be applied to the tank by a pump (not shown) so the inert gas in the tank travels through thegas purging pipes 218 and purges through thegas purging elements 216. In some alternative embodiments, thegas purging pipes 218 may be connected to a gas cylinder or an air compressor. As illustrated inFIG. 2B andFIG. 2C , thegas purging elements 216 are located on the lateral surfaces 200 c 1, 200 c 5 of thefork body 208. However, the configuration of thegas purging elements 216 inFIG. 2B andFIG. 2C merely serves as an exemplary illustration, and the number and/or the location of thegas purging elements 216 may be altered in some alternative embodiments. For example, more or lessgas purging elements 216 may be disposed on the lateral surfaces 200 c 2, the lateral surface 200 c 3, or the lateral surface 200 c 4. - The
gas suction elements 212 are located on thebottom surface 200 b of thefork body 208. Thegas suction elements 212 are connected to thegas suction pipes 214. In some embodiments, similar to thegas purging pipes 218, thegas suction pipes 214 are also embedded in thefork body 208. In other words, thegas suction pipes 214 are located inside of thefork body 208. Thegas suction pipes 214 may be formed by, for example, removing a portion of thefork body 208 through mechanical drilling or laser drilling to form a plurality of passages and/or inserting the pipes into the passages. In some embodiments, thegas suction elements 212 are configured to draw undesired gas in thecassettes 400. In some embodiments, thegas suction elements 212 are connected to an empty tank (not shown). A suction force may be provided to thegas suction pipes 214 so the undesired gas in thecassettes 400 may be drawn by thegas suction elements 212 and thegas suction pies 214 into the empty tank. The detailed mechanism of thegas suction elements 212 will be described later. It should be noted that the configuration of thegas suction elements 212 inFIG. 2B merely serves as an exemplary illustration, and the number and/or the location of thegas suction elements 212 may be altered in some alternative embodiments. -
FIG. 3 is a schematic bottom view of awafer carrying fork 200′ in accordance with some alternative embodiments of the disclosure. Thewafer carrying fork 200′ is similar to thewafer carrying fork 200 ofFIG. 2B . Therefore, same elements are denoted by the same reference numeral and the detail descriptions thereof are omitted herein. As illustrated inFIG. 3 , thegas purging pipes 218 and thegas suction pipes 214 are located on the exterior of thefork body 208. For example, thegas purging pipes 218 may be attached to the lateral surfaces 200 c 1, 200 c 5 of thefork body 208 and thegas suction pipes 214 may be attached to thebottom surface 200 b of thefork body 208. Since thegas purging pipes 218 and thegas suction pipes 214 are located outside of thefork body 208, the existing wafer carrying fork may be easily modified by addition of gas purging and suction pipes/elements to obtain thewafer carrying fork 200′. -
FIG. 4A is a schematic side view of acassette 400 in the semiconductordevice manufacturing system 10 ofFIG. 1 illustrating a stage of a wafer transporting method in accordance with some embodiments of the disclosure.FIG. 4B is a schematic side view of thecassette 400 in the semiconductordevice manufacturing system 10 ofFIG. 1 illustrating a stage of the wafer transporting method in accordance with some embodiments of the disclosure. Referring toFIG. 1 , a wafer transporting method will be described below in conjunction withFIG. 4A andFIG. 4B . In some embodiments, afirst wafer 510 and asecond wafer 520 may be processed in the wafer processing chamber C. After thefirst wafer 510 had been processed, thetransportation fork 100 of the load lock module LLM is inserted into the wafer processing chamber C to acquire the processedfirst wafer 510. Thereafter, the acquiredfirst wafer 510 is transported onto thestage 102 by thetransportation fork 100. Subsequently, theautomated robot arm 300 and thewafer carrying fork 200 of the load module LM travels to the load lock module LLM to pick up thefirst wafer 510 positioned on thestage 102. Then, thefirst wafer 510 is transported from the load lock module LLM into thecassette 400 located in the load port LP by thewafer carrying fork 200. - As illustrated in
FIG. 4A , when thewafer carrying fork 200 having thefirst wafer 510 attached thereto is inserted into thecassettes 400, a first gas purging process is performed. During the first gas purging process, the inert gas IG such as nitrogen gas, argon gas, helium gas, or clean dry air (CDA) are purged from thegas purging elements 216 of thewafer carrying fork 200 into thecassette 400. In other words, the majority of the volume of thecassette 400 may be occupied by the inert gas IG. As a result, moisture or other undesired gas from the atmosphere outside of thecassette 400 cannot easily infiltrate into thecassette 400, thereby ensuring a favorable storage environment for the wafers within thecassette 400. In some embodiments, a purging rate of the inert gas IG ranges between 1 m3/min and 10 m3/min and a purging time of the inert gas IG ranges between 1 second and 3 seconds. In some embodiments, the gas purging process may be performed on both sides of thewafer carrying fork 200 such that the inert gas IG is purged in a symmetrical manner. As such, the counter force generated by purging the inert gas IG on both sides of thewafer carrying fork 200 may be cancelled by each other, thereby suppressing undesired movement (for example, swinging in the horizontal direction) of thewafer carrying fork 200. After the first gas purging process, thefirst wafer 510 is released from thewafer carrying fork 200. Thewafer carrying fork 200 returns to the load module LM, leaving thefirst wafer 510 inside of thecassette 400 to complete the transportation. - Similar procedures may be repeated for the
second wafer 520. For example, after thesecond wafer 520 had been processed, thetransportation fork 100 of the load lock module LLM is inserted into the wafer processing chamber C to acquire the processedsecond wafer 520. Thereafter, the acquiredsecond wafer 520 is transported onto thestage 102 by thetransportation fork 100. Subsequently, theautomated robot arm 300 and thewafer carrying fork 200 of the load module LM travels to the load lock module LLM to pick up thesecond wafer 520 positioned on thestage 102. Then, thesecond wafer 520 is transported from the load lock module LLM into thecassette 400 located in the load port LP by thewafer carrying fork 200. - As illustrated in
FIG. 4B , thewafer carrying fork 200 and thesecond wafer 520 are located above thefirst wafer 510 when the second wafer. 520 is transported into thecassette 400. When thewafer carrying fork 200 having thesecond wafer 520 attached thereto is inserted into thecassettes 400, a first gas suction process and a second gas purging process are performed. In some embodiments, atop surface 510 a of the processedfirst wafer 510 may emit an outgassing gas OG. The outgassing gas OG may be a byproduct generated from the process previously performed on thefirst wafer 510. In some embodiments, the outgassing gas OG may react with the impurities in the atmosphere to create substances harmful to the wafers stored in thecassette 400. During the first gas suction process, the outgassing gas OG emitted from thefirst wafer 510 is drawn by thegas suction elements 212 of thewafer carrying fork 200. As such, generation of the harmful substance may be avoided to ensure the quality of the wafer. In some embodiments, a suction rate of the outgassing gas OG ranges between 1 m3/min and 10 m3/min and a suction time of the outgassing gas OG ranges between 1 second and 3 seconds. - Similar to the first gas purging process, during the second gas purging process, the inert gas IG such as nitrogen gas, argon gas, helium gas, or clean dry air (CDA) are purged from the
gas purging elements 216 of thewafer carrying fork 200 into thecassette 400. In other words, the majority of the volume of thecassette 400 may be occupied by the inert gas IG. Since the inert gas IG is unlikely to react with the outgassing gas OG emitted from thefirst wafer 510, purging of the inert gas IG may further prevent generation of the harmful substances. Moreover, moisture or other undesired gas from the atmosphere outside of thecassette 400 cannot easily infiltrate into thecassette 400, thereby ensuring a favorable storage environment for the wafers within thecassette 400. In some embodiments, a purging rate of the inert gas IG ranges between 1 m3/min and 10 m3/min and a purging time of the inert gas IG ranges between 1 second and 3 seconds. In some embodiments, the first gas suction process and the second gas purging process may be simultaneously performed in thecassette 400. However, it construes no limitation in the disclosure. In some alternative embodiments, the first gas suction process is performed prior to the second gas purging process in thecassette 400. After the first gas suction process and the second gas purging process, thesecond wafer 520 is released from thewafer carrying fork 200. Thewafer carrying fork 200 returns to the load module LM, leaving thesecond wafer 520 inside of thecassette 400 to complete the transportation process. - In accordance with some embodiments of the disclosure, a wafer carrying fork includes a fork body, a plurality of wafer suction holes, a plurality of gas purging elements, a plurality of gas purging pipes, a plurality of gas suction elements, and a plurality of gas suction pipes. The fork body has a top surface, a bottom surface opposite to the top surface, and a plurality of lateral surfaces connecting the top surface and the bottom surface. The wafer suction holes are located on the top surface of the fork body. The gas purging elements are located on the lateral surfaces of the fork body. The gas purging pipes are connected to the gas purging elements. The gas suction elements are located on the bottom surface of the fork body. The gas suction pipes are connected to the gas suction elements.
- In accordance with some embodiments of the disclosure, a semiconductor device manufacturing system includes a wafer processing chamber, a load lock module, a load module, and a load port. The load lock module is adjacent to and connected with the wafer processing chamber. The load module is adjacent to and connected with the load lock module. The load module includes an automated robot arm and a wafer carrying fork connected to the automated robot arm. The wafer carrying fork includes a fork body, a plurality of wafer suction holes, a plurality of gas purging elements, a plurality of gas purging pipes, a plurality of gas suction elements, and a plurality of gas suction pipes. The fork body has a top surface, a bottom surface opposite to the top surface, and a plurality of lateral surfaces connecting the top surface and the bottom surface. The wafer suction holes are located on the top surface of the fork body. The gas purging elements are located on the lateral surfaces of the fork body. The gas purging pipes are connected to the gas purging elements. The gas suction elements are located on the bottom surface of the fork body. The gas suction pipes are connected to the gas suction elements. The load port is adjacent to and connected with the load module.
- In accordance with some alternative embodiments of the disclosure, a wafer transporting method includes at least the following steps. A first wafer is transported from a wafer processing chamber into a load lock module adjacent to the wafer processing chamber. A wafer carrying fork having a plurality of gas purging elements and a plurality of gas suction elements in a load module adjacent to the load lock module is provided. The first wafer is transported from the load lock module into a cassette located in a load port by the wafer carrying fork. The load port is adjacent to the load module. A first gas purging process is performed to purge an inert gas into the cassette by the gas purging elements of the wafer carrying fork. A second wafer is transported form the wafer processing chamber into the load lock module. The second wafer is transported from the load lock module into the cassette such that the wafer carrying fork and the second wafer are located above the first wafer. A first gas suction process is performed to draw an outgassing gas emitted from a surface of the first wafer by the gas suction elements of the wafer carrying fork. A second gas purging process is performed to purge the inert gas into the cassette by the gas purging elements of the wafer carrying fork.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/869,074 US10283393B1 (en) | 2017-11-08 | 2018-01-12 | Wafer carrying fork, semiconductor device manufacturing system, and wafer transporting method |
CN201810214364.8A CN109755169B (en) | 2017-11-08 | 2018-03-15 | Chip carrying fork, semiconductor device manufacturing system and chip conveying method |
TW107108992A TWI661512B (en) | 2017-11-08 | 2018-03-16 | Wafer carrying fork, semiconductor device manufacturing system, and wafer transporting method |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201762583420P | 2017-11-08 | 2017-11-08 | |
US15/869,074 US10283393B1 (en) | 2017-11-08 | 2018-01-12 | Wafer carrying fork, semiconductor device manufacturing system, and wafer transporting method |
Publications (2)
Publication Number | Publication Date |
---|---|
US10283393B1 US10283393B1 (en) | 2019-05-07 |
US20190139801A1 true US20190139801A1 (en) | 2019-05-09 |
Family
ID=66327624
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/869,074 Active US10283393B1 (en) | 2017-11-08 | 2018-01-12 | Wafer carrying fork, semiconductor device manufacturing system, and wafer transporting method |
Country Status (3)
Country | Link |
---|---|
US (1) | US10283393B1 (en) |
CN (1) | CN109755169B (en) |
TW (1) | TWI661512B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021252213A1 (en) * | 2020-06-10 | 2021-12-16 | Kla Corporation | Localized purge module for substrate handling |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3605598B1 (en) * | 2017-05-11 | 2024-05-01 | Rorze Corporation | Thin-plate substrate holding finger and transfer robot provided with said finger |
CN111446153A (en) * | 2020-04-07 | 2020-07-24 | 北京烁科精微电子装备有限公司 | Wafer cleaning equipment |
US11798826B2 (en) * | 2020-09-18 | 2023-10-24 | Nanya Technology Corporation | Wafer-measuring apparatus and wafer-transferring method thereof |
CN112701078A (en) * | 2020-12-28 | 2021-04-23 | 广东先导先进材料股份有限公司 | Wafer taking and placing device |
CN114963003A (en) * | 2021-02-19 | 2022-08-30 | 中国科学院微电子研究所 | Gas supply system and gas supply method for semiconductor manufacturing |
TWI825613B (en) * | 2022-03-08 | 2023-12-11 | 權亞石材股份有限公司 | granite fork |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4642787B2 (en) | 2006-05-09 | 2011-03-02 | 東京エレクトロン株式会社 | Substrate transfer device and vertical heat treatment device |
WO2012056985A1 (en) * | 2010-10-27 | 2012-05-03 | シャープ株式会社 | Substrate transfer device and substrate processing system provided with same |
KR101390900B1 (en) | 2011-05-31 | 2014-04-30 | 세메스 주식회사 | Apparatus for treating substrate |
JP5664570B2 (en) | 2012-02-09 | 2015-02-04 | 東京エレクトロン株式会社 | Substrate processing apparatus and substrate processing method |
JP6459682B2 (en) * | 2015-03-20 | 2019-01-30 | Tdk株式会社 | Gas purge device, load port device and gas purge method |
JP6594177B2 (en) | 2015-11-24 | 2019-10-23 | 平田機工株式会社 | Hand parts and hands |
-
2018
- 2018-01-12 US US15/869,074 patent/US10283393B1/en active Active
- 2018-03-15 CN CN201810214364.8A patent/CN109755169B/en active Active
- 2018-03-16 TW TW107108992A patent/TWI661512B/en active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021252213A1 (en) * | 2020-06-10 | 2021-12-16 | Kla Corporation | Localized purge module for substrate handling |
US11315816B2 (en) | 2020-06-10 | 2022-04-26 | Kla Corporation | Localized purge module for substrate handling |
Also Published As
Publication number | Publication date |
---|---|
CN109755169B (en) | 2022-11-22 |
US10283393B1 (en) | 2019-05-07 |
CN109755169A (en) | 2019-05-14 |
TW201919145A (en) | 2019-05-16 |
TWI661512B (en) | 2019-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10283393B1 (en) | Wafer carrying fork, semiconductor device manufacturing system, and wafer transporting method | |
JP7263639B2 (en) | Substrate transfer section | |
JP3880343B2 (en) | Load port, substrate processing apparatus, and atmosphere replacement method | |
US20180114710A1 (en) | Equipment front end module and semiconductor manufacturing apparatus including the same | |
US6696367B1 (en) | System for the improved handling of wafers within a process tool | |
JP5212165B2 (en) | Substrate processing equipment | |
US8616821B2 (en) | Integrated apparatus to assure wafer quality and manufacturability | |
US10978329B2 (en) | Wafer pod handling method | |
US11581181B2 (en) | Orientation chamber of substrate processing system with purging function | |
JP5610009B2 (en) | Substrate processing equipment | |
US8999103B2 (en) | Substrate processing system, substrate processing method and storage medium | |
US11581204B2 (en) | Semiconductor device manufacturing system and method for manufacturing semiconductor device | |
US6032704A (en) | Method and apparatus for storing wafers without moisture absorption | |
JP2016063081A (en) | Lid opening and closing device and lid opening and closing method | |
US20240153787A1 (en) | Control of environment within processing modules | |
US11177150B2 (en) | Cluster tool and method using the same | |
US20230386870A1 (en) | Wet processing system and system and method for manufacturing semiconductor structure | |
TW202420423A (en) | Semiconductor processing system, semiconductor processing method and method for processing semiconductor workpiece | |
CN110660706A (en) | Orientation chamber and method for processing substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIW Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIU, YAN-HONG;CHEN, CHE-FU;LI, MENG-CHU;REEL/FRAME:044604/0571 Effective date: 20171222 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |