US20190115429A1 - Semiconductor device with cap element - Google Patents

Semiconductor device with cap element Download PDF

Info

Publication number
US20190115429A1
US20190115429A1 US16/229,213 US201816229213A US2019115429A1 US 20190115429 A1 US20190115429 A1 US 20190115429A1 US 201816229213 A US201816229213 A US 201816229213A US 2019115429 A1 US2019115429 A1 US 2019115429A1
Authority
US
United States
Prior art keywords
cap element
source
semiconductor device
drain structure
device structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US16/229,213
Other versions
US10818752B2 (en
Inventor
Shing-Huang Wu
Jian-Shian Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority to US16/229,213 priority Critical patent/US10818752B2/en
Publication of US20190115429A1 publication Critical patent/US20190115429A1/en
Priority to US17/079,835 priority patent/US11688769B2/en
Application granted granted Critical
Publication of US10818752B2 publication Critical patent/US10818752B2/en
Priority to US18/314,926 priority patent/US20230275126A1/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065—Plasma etching; Reactive-ion etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
    • H01L29/66628—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation recessing the gate by forming single crystalline semiconductor material at the source or drain location
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66636—Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
    • H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys
    • H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate

Definitions

  • FIGS. 1A-1E are cross-sectional views of various stages of a process for forming a semiconductor device structure, in accordance with some embodiments.
  • FIGS. 2A-2E are cross-sectional views of various stages of a process for forming a semiconductor device structure, in accordance with some embodiments.
  • FIG. 3 is a cross-sectional view of a process chamber used for forming a semiconductor device structure, in accordance with some embodiments.
  • first and second features are formed in direct contact
  • additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
  • present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
  • spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
  • the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
  • the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
  • FIGS. 1A-1E are cross-sectional views of various stages of a process for forming a semiconductor device structure, in accordance with some embodiments.
  • FIGS. 2A-2E are cross-sectional views of various stages of a process for forming a semiconductor device structure, in accordance with some embodiments.
  • FIGS. 2A-2E are cross-sectional views of a process for forming a semiconductor device structure, that are taken along line I-I shown in FIG. 1A . Additional operations can be provided before, during, and/or after the stages described in FIGS. 1A-1E and/or FIGS. 2A-2E . Some of the stages that are described can be replaced or eliminated for different embodiments. Additional features can be added in the semiconductor device structure. Some of the features described below can be replaced or eliminated for different embodiments.
  • the semiconductor substrate 100 is a bulk semiconductor substrate, such as a semiconductor wafer.
  • the semiconductor substrate 100 is a silicon wafer.
  • the semiconductor substrate 100 may include silicon or other elementary semiconductor materials such as germanium.
  • the semiconductor substrate 100 includes a compound semiconductor.
  • the compound semiconductor may include gallium arsenide, silicon carbide, indium arsenide, indium phosphide, another suitable compound semiconductor, or a combination thereof.
  • the semiconductor substrate 100 includes a semiconductor-on-insulator (SOI) substrate.
  • SOI substrate may be fabricated using a separation by implantation of oxygen (SIMOX) process, a wafer bonding process, another applicable method, or a combination thereof.
  • the semiconductor substrate 100 includes a fin structure.
  • isolation features 102 are formed in the semiconductor substrate 100 , in accordance with some embodiments.
  • the isolation features 102 are used to define and/or electrically isolate various device elements formed in and/or over the semiconductor substrate 100 .
  • the isolation features 102 includes shallow trench isolation (STI) features, local oxidation of silicon (LOCOS) features, another suitable isolation feature, or a combination thereof.
  • the isolation features 102 are made of a dielectric material.
  • the dielectric material may include silicon oxide, silicon nitride, silicon oxynitride, fluoride-doped silicate glass (FSG), low-K dielectric material, another suitable material, or a combination thereof.
  • gate stacks including a gate stack 108 are formed over the semiconductor substrate 100 , in accordance with some embodiments.
  • the gate stack 108 includes a gate dielectric layer 104 and a gate electrode 106 .
  • the gate stack 108 further includes a hard mask (not shown) on the gate electrode 106 .
  • the hard mask may serve as an etching mask during the formation of the gate electrode 106 .
  • the gate stack 108 is a portion of a SRAM device.
  • the gate dielectric layer 104 is made of silicon oxide, silicon nitride, silicon oxynitride, dielectric material with high dielectric constant (high-K), another suitable dielectric material, or a combination thereof.
  • high-K dielectric materials include hafnium oxide, zirconium oxide, aluminum oxide, hafnium dioxide-alumina alloy, hafnium silicon oxide, hafnium silicon oxynitride, hafnium tantalum oxide, hafnium titanium oxide, hafnium zirconium oxide, another suitable high-K material, or a combination thereof.
  • the gate dielectric layer 104 is a dummy gate dielectric layer which will be removed in a subsequent gate replacement process.
  • the dummy gate dielectric layer is, for example, a silicon oxide layer.
  • the gate electrode 106 includes polysilicon, a metal material, another suitable conductive material, or a combination thereof. In some embodiments, the gate electrode 106 is a dummy gate electrode and will be replaced with another conductive material, such as a metal material.
  • the dummy gate electrode layer is made of, for example, polysilicon.
  • a gate dielectric material layer, a gate electrode layer, and a hard mask layer are deposited over the semiconductor substrate 100 .
  • Each of the gate dielectric material layer, the gate electrode layer, and the hard mask layer may be deposited using a chemical vapor deposition (CVD) process, an atomic layer deposition (ALD) process, a physical vapor deposition (PVD) process, another applicable process, or a combination thereof.
  • CVD chemical vapor deposition
  • ALD atomic layer deposition
  • PVD physical vapor deposition
  • a photolithography process and an etching process are performed to pattern the hard mask layer so as to form the hard mask.
  • the gate dielectric material layer and the gate electrode layer are etched afterwards through openings defined by the hard mask. As a result, multiple gate stacks including the gate stack 108 are formed.
  • spacer elements 110 are formed over sidewalls of the gate stack 108 , as shown in FIG. 1A .
  • the spacer elements 110 may be made of silicon nitride, silicon oxynitride, silicon carbide, silicon carbon nitride, another suitable material, or a combination thereof.
  • a spacer material layer is deposited over the semiconductor substrate 100 and the gate stack 108 . Afterwards, an anisotropic etching process is performed to partially remove the spacer material layer. As a result, the remaining portions of the spacer material layer form the spacer elements 110 .
  • recesses 112 are formed in the semiconductor substrate 100 , in accordance with some embodiments.
  • the recesses 112 are used to contain source/drain structures that will be formed subsequently.
  • the recesses 112 are in the semiconductor substrate 100 and adjacent to the gate stacks.
  • each of the recesses 112 extends laterally under a corresponding channel region of the corresponding gate stack (such as the gate stack 108 ), as shown in FIG. 1B .
  • one or more etching operations are used to form the recesses 112 .
  • the gate stack 108 and the spacer elements 110 may serve as an etching mask during the formation of the recesses 112 .
  • the formation of the recesses 112 includes performing an anisotropic etching to etch into the semiconductor substrate 100 . Afterwards, a wet etching is performed by dipping the semiconductor substrate 100 into an etching solution. As a result, the recesses 112 are formed.
  • source/drain structures including the source/drain structures 116 A and 116 B are formed in the recesses 112 , in accordance with some embodiments.
  • the source/drain structure 116 B is the source/drain region of another transistor other than that shown in FIG. 1C .
  • the source/drain structures 116 A and 116 B may be used as stressors for providing stress or strain to the channel regions so as to increase the carrier mobility.
  • the source/drain structures 116 A and 116 B are p-type regions.
  • the source/drain structures 116 A and 116 B may include epitaxially grown silicon germanium.
  • the source/drain structures 116 A and 116 B are formed by using a selective epitaxial growth (SEG) process, a CVD process (e.g., a vapor-phase epitaxy (VPE) process, a low pressure chemical vapor deposition (LPCVD) process, and/or an ultra-high vacuum CVD (UHV-CVD) process), a molecular beam epitaxy process, another applicable process, or a combination thereof.
  • SEG selective epitaxial growth
  • CVD e.g., a vapor-phase epitaxy (VPE) process, a low pressure chemical vapor deposition (LPCVD) process, and/or an ultra-high vacuum CVD (UHV-CVD) process
  • VPE vapor-phase epitaxy
  • LPCVD low pressure chemical vapor deposition
  • the source/drain structures 116 A and 116 B are doped with one or more suitable dopants.
  • the source/drain structures 116 A and 116 B are SiGe source/drain features doped with boron (B) or another suitable dopant.
  • the source/drain structures 116 A and 116 B are doped in-situ during their epitaxial growth. In some other embodiments, the source/drain structures 116 A and 116 B are not doped during the growth of the source/drain structures 116 A and 116 B. Instead, after the formation of the source/drain structures 116 A and 116 B, the source/drain structures 116 A and 116 B are doped in a subsequent process. In some embodiments, the doping is achieved by using an ion implantation process, a plasma immersion ion implantation process, a gas and/or solid source diffusion process, another applicable process, or a combination thereof. In some embodiments, the source/drain structures 116 A and 116 B are further exposed to one or more annealing processes to activate the dopants. For example, a rapid thermal annealing process is used.
  • each of the source/drain structures 116 A and 116 B includes a lower portion 114 A and an upper portion 114 B, as shown in FIGS. 1C and 2C .
  • the compositions of the lower portion 114 A and the upper portion 114 B are different from each other.
  • both the lower portion 114 A and the upper portion 114 B include silicon germanium.
  • the compositions of the lower portion 114 A and the upper portion 114 B are not completely the same.
  • the atomic concentration of germanium in the upper portion 114 B is greater than the atomic concentration of germanium in the lower portion 114 A.
  • FIG. 3 is a cross-sectional view of a process chamber used for forming a semiconductor device structure, in accordance with some embodiments.
  • the lower portion 114 A and the upper portion 114 B are epitaxially grown in-situ in the same process chamber 300 .
  • the source/drain structures 116 A and 116 B are formed using a gas mixture.
  • a silicon-containing gas and a germanium-containing gas are used to form the source/drain structures 116 A and 116 B.
  • the silicon-containing gas includes dichlorosilane (DCS), silane (SiH 4 ), methylsilane (SiCH 6 ), another suitable gas, or a combination thereof.
  • the germanium-containing gas includes germane (GeH 4 ) or another suitable gas.
  • a gas mixture including germane and DCS is used for growing the lower portion 114 A. Afterwards, the gas flow of germane is increased so as to continue growing the upper portion 114 B.
  • cap elements including cap elements 118 A and 118 B are respectively formed over the source/drain structures 116 A and 116 B, in accordance with some embodiments.
  • the cap elements 118 A and 118 B may be used to protect the source/drain structures thereunder.
  • the cap elements 118 A and 118 B may also be used for forming metal silicide features to enhance electrical connection between the source/drain structures and other conductive elements.
  • the source/drain structures 116 A and 116 B are in direct contact with the cap elements 118 A and 118 B, respectively.
  • the cap elements 118 A and 118 B include silicon, silicon germanium, or a combination thereof.
  • the atomic concentration of germanium in the lower portion 114 A is greater than the atomic concentration of germanium in the cap element 118 A or 118 B.
  • the cap elements 118 A and 118 B contain substantially no germanium.
  • the cap elements 118 A and 118 B are formed using a selective epitaxial growth (SEG) process, a CVD process (e.g., a vapor-phase epitaxy (VPE) process, a low pressure chemical vapor deposition (LPCVD) process, and/or an ultra-high vacuum CVD (UHV-CVD) process), a molecular beam epitaxy process, another applicable process, or a combination thereof.
  • a CVD process e.g., a vapor-phase epitaxy (VPE) process, a low pressure chemical vapor deposition (LPCVD) process, and/or an ultra-high vacuum CVD (UHV-CVD) process
  • VPE vapor-phase epitaxy
  • LPCVD low pressure chemical vapor deposition
  • UHV-CVD ultra-high vacuum CVD
  • the cap elements 118 A and 118 B are formed in-situ in the same process chamber 300 where the source/drain structures 116 A and 116 B are grown.
  • the process conditions for forming the cap elements 118 A and 118 B are fine-tuned to ensure the cap elements 118 A and 118 B have the desired profiles.
  • the cap elements 118 A and 118 B are separated from each other by a distance d.
  • the distance d is the shortest distance between the cap elements 118 A and 118 B.
  • the distance d is greater than about 24 nm to ensure that no short-circuit is formed between the cap elements 118 A and 118 B and the source/drain structures 116 A and 116 B thereunder.
  • the gas mixture used for forming the cap elements 118 A and 118 B includes a deposition gas and an etching gas.
  • the deposition gas includes a germanium-containing gas and a silicon-containing gas.
  • the germanium-containing gas includes germane (GeH 4 ).
  • the silicon-containing gas includes dichlorosilane (DCS), silane (SiH 4 ), methylsilane (SiCH 6 ), another suitable gas, or a combination thereof.
  • the deposition gas includes germane (GeH 4 ) and dichlorosilane (DCS). In some other embodiments, the germanium-containing gas is not used.
  • the cap elements 118 A and 118 B includes substantially no germanium.
  • the etching gas includes a halogen-containing gas.
  • the etching gas includes HCl, HF, Cl 2 , another suitable etching gas, or a combination thereof.
  • the amount of the etching gas is fine-tuned to ensure the cap elements 118 A and 118 B have the desired profiles.
  • a volumetric concentration ratio of the etching gas to the deposition gas is set to be in a range from about 0.6 to about 1.
  • a flow rate ratio of the etching gas to the deposition gas is set to be in a range from about 0.6 to about 1.
  • the gas mixture used for forming the cap elements 118 A and 118 B includes HCl gas and DCS gas. The volumetric concentration ratio (or flow rate ratio) of HCl gas to DCS gas may be in a range from about 0.6 to about 1.
  • the volumetric concentration ratio (or flow rate ratio) of the etching gas to the deposition gas is greater than about 1, the etching rate may be too fast such that the cap elements 118 A and 118 B might not have sufficient thicknesses. As a result, the cap elements 118 A and 118 B might not be able to protect the source/drain structures 116 A and 116 B thereunder during subsequent processes.
  • the volumetric concentration ratio (or flow rate ratio) of the etching gas to the deposition gas is smaller than about 0.6, the etching rate might be too slow. As a result, the cap elements 118 A and 118 B might grow too fast to be wider than what is desired. The distance d between the cap elements 118 A and 118 B may thus be too small.
  • a short-circuit might be formed between the cap elements 118 A and 118 B and the source/drain structures 116 A and 116 B thereunder.
  • each of the cap elements 118 A and 118 B has a top surface (or top plane) 119 t.
  • the top surface 119 t is substantially parallel to a top surface 117 t of the source/drain structure 116 A or 116 B.
  • each of the cap elements 118 A and 118 B has a side surface (or side plane) 119 s.
  • the top surface 119 s is substantially parallel to a side surface 117 s of the source/drain structure 116 A or 116 B.
  • the surface orientation of the top surface 119 t is ⁇ 311 ⁇ .
  • the surface orientation of the side surface of the cap element is ⁇ 111 ⁇ .
  • the growth of the crystal plane ⁇ 111 ⁇ may be retarded. Therefore, a larger top surface having the surface orientation of ⁇ 311 ⁇ is formed, in accordance with some embodiments.
  • a larger contact landing area is provided. Even if the larger contact landing area is obtained, the active area between the isolation features 102 is not reduced. The performance of the semiconductor device structure is improved.
  • the top surface 119 t and the side surface 119 s have widths W 1 and W 2 , respectively.
  • the growth of the crystal plane ⁇ 111 ⁇ may be retarded by increasing the amount of etching gas.
  • the width W 1 that is wide is therefore obtained.
  • the width ratio (W 1 /W 2 ) of the top surface 119 t to the side surface 119 s is in a range from about 0.125 to about 1.
  • the width ratio (W 1 /W 2 ) is smaller than about 0.125, the width W 1 might be too small. As a result, the contact landing window is not sufficient, which may lead to a degradation of performance. In some other cases where the width ratio (W 1 /W 2 ) is greater than about 1, the thickness of the cap elements 118 A or 118 B may not be sufficient even if the width W 1 is large. In some cases, two adjacent cap elements may come in contact with each other, which may cause a short-circuit issue.
  • a ratio (d/W 1 ) of the shortest distance d between the cap elements 118 A and 118 B to the width W 1 of the top surface 119 t of the cap element 118 A or 118 B is in a range from about 0.6 to about 0.8. In some cases, if the ratio (d/W 1 ) is smaller than about 0.6, the distance d might be too small. A short-circuit between the cap elements 118 A and 118 B may be formed. In some other cases, if the ratio (d/W 1 ) is greater than about 0.8, the width W 1 may be too small. The contact landing area may not be sufficient.
  • each of the cap elements 118 A and 118 B has a first thickness T 1 and a second thickness T 2 .
  • the thickness T 1 is substantially equal to a distance between the top surfaces 119 t and 117 t, as shown in FIG. 2D .
  • the thickness T 2 is substantially equal to a distance between the top surfaces 119 s and 117 s, as shown in FIG. 2D .
  • a ratio (T 1 /T 2 ) of the first thickness T 1 to the second thickness T 2 is in a range from about 0.8 to about 1.2.
  • the thickness T 1 and T 2 are substantially the same.
  • the thickness T 1 might be too small.
  • the cap elements 118 A and 118 B may be too thin.
  • the thin cap elements 118 A and 118 b may not be able to protect the source/drain structures from being damaged during subsequent processes, such as a salicidation process and/or a contact formation process.
  • the thickness T 2 may be too large such that a short-circuit may be formed between the cap elements 118 A and 118 B.
  • the ratio (T 1 /T 2 ) is greater than about 1.2, the thickness T 1 might be too large, which is also negatively affect subsequent processes.
  • a salicidation (self-aligned silicidation) process is performed on the cap elements 118 A and 118 B to form metal silicide features 120 A and 120 B, as shown in FIGS. 1E and 2E in accordance with some embodiments.
  • upper portions of the cap elements 118 A and 118 B are turned into the metal silicide features after the salicidation process.
  • the cap elements 118 A and 118 B are completely turned into the metal silicide features.
  • the metal silicide features serve as the cap elements on the source/drain structures 116 A and 116 B.
  • each of the cap element includes an upper portion made of metal silicide and a lower portion made of silicon or silicon germanium.
  • a metal film is deposited on the structures shown in FIGS. 1D or 2D .
  • the metal film is in direct contact with the cap elements 118 A and 118 B.
  • the metal film may be deposited using a CVD process, a PVD process, an electroplating process, an electroless plating process, another applicable process, or a combination thereof.
  • a thermal operation is then carried out to initial a reaction between the deposited metal film and the exposed surface of the cap elements 118 A and 118 B.
  • the metal silicide features 120 A and 120 B are formed.
  • the un-reacted portion of the deposited metal film is then removed, for example, by using an etching process.
  • the metal silicide features 120 A and 120 B have lower resistance than non-silicided regions, especially in smaller geometries.
  • the material of the deposited metal film may include nickel. Therefore, a nickel silicide region including Ni 2 Si, NiSi 2 , NiSi, and/or combinations thereof may be formed.
  • Other suitable metal materials may also be used to form the metal silicide regions, such as cobalt (Co), nickel (Ni), platinum (Pt), titanium (Ti), ytterbium (Yb), molybdenum (Mo), erbium (Er), and/or combinations thereof.
  • a gate replacement process is performed to replace the gate stacks including the gate stack 108 with metal gate stacks, in accordance with some embodiments.
  • a dielectric layer is deposited over the structure shown in FIGS. 1E or 2E .
  • the dielectric layer is used as an interlayer dielectric layer.
  • a planarization process is performed on the dielectric layer to thin the dielectric layer until the gate electrode 106 is exposed, in accordance with some embodiments.
  • the planarization process may include a chemical mechanical polishing (CMP) process, a grinding process, an etching process, another applicable process, or a combination thereof.
  • CMP chemical mechanical polishing
  • the gate electrode 106 and the gate dielectric layer 104 are removed to form recesses.
  • One or more etching processes may be used to form the recesses.
  • metal gate stacks are formed in the recesses, in accordance with some embodiments.
  • each of the metal gate stacks includes a gate dielectric layer, a work function layer, and a gate electrode layer.
  • Embodiments of the disclosure form cap elements over source/drain structures.
  • the process condition is fine-tuned to ensure the cap elements have the desired profiles. For example, more etching gas is used to control the growth of the cap elements.
  • Each of the cap elements has a wide top surface to provide a larger contact landing area. The lateral distance between two adjacent cap elements is increased. Therefore, short-circuit is prevented from occurring between the cap elements and the source/drain structures thereunder. Performance and reliability of the semiconductor device structure are improved.
  • a semiconductor device structure includes a gate stack over a semiconductor substrate and a source/drain structure adjacent to the gate stack.
  • the semiconductor device structure also includes a cap element over the source/drain structure.
  • the cap element has a top surface and a side surface substantially parallel to the side surface of the source/drain structure. A width ratio of the top surface to the side surface of the cap element is in a range from about 0.125 to about 1.
  • a semiconductor device structure includes a gate stack over a semiconductor substrate and a source/drain structure adjacent to the gate stack.
  • the semiconductor device structure also includes a cap element over the source/drain structure.
  • the cap element cap element has a first thickness substantially equal to a distance between a top surface of the cap element and a top surface of the source/drain structure.
  • the cap element has a second thickness substantially equal to a distance between a side surface of the cap element and a side surface of the source/drain structure.
  • a ratio of the first thickness to the second thickness is in a range from about 0.8 to about 1.2.
  • a method for forming a semiconductor device structure includes forming a gate stack over a semiconductor substrate and forming a source/drain structure adjacent to the gate stack.
  • the method also includes forming a cap element over the source/drain structure.
  • the cap element has a top surface and a side surface. A width ratio of the top surface to the side surface of the cap element is in a range from about 0.125 to about 1.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Plasma & Fusion (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Materials Engineering (AREA)
  • Thin Film Transistor (AREA)

Abstract

A semiconductor device structure is provided. The semiconductor device structure includes a gate stack over a semiconductor substrate and a source/drain structure adjacent to the gate stack. The semiconductor device structure also includes a cap element over the source/drain structure. The cap element has a first top plane and the source/drain structure has a second top plane. The first top plane of the cap element is wider than the second top plane of the source/drain structure. A surface orientation of the first top plane of the cap element and a surface orientation of a side surface of the cap element are different from each other.

Description

    CROSS REFERENCE
  • This Application is a Continuation application of U.S. patent application Ser. Ser. No. 15/249,609, filed on Aug. 29, 2016, which is a Divisional of U.S. application Ser. No. 14/658,688, filed on Mar. 16, 2015, the entirety of which are incorporated by reference herein.
    • BACKGROUND
  • The semiconductor integrated circuit (IC) industry has experienced rapid growth. Technological advances in IC materials and design have produced generations of ICs. Each generation has smaller and more complex circuits than the previous generation. However, these advances have increased the complexity of processing and manufacturing ICs.
  • In the course of IC evolution, functional density (i.e., the number of interconnected devices per chip area) has generally increased while geometric size (i.e., the smallest component (or line) that can be created using a fabrication process) has decreased. This scaling down process generally provides benefits by increasing production efficiency and lowering associated costs.
  • However, since the feature sizes continue to decrease, fabrication processes continue to become more difficult to perform. Therefore, it is a challenge to form reliable semiconductor devices with smaller and smaller sizes.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It should be noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
  • FIGS. 1A-1E are cross-sectional views of various stages of a process for forming a semiconductor device structure, in accordance with some embodiments.
  • FIGS. 2A-2E are cross-sectional views of various stages of a process for forming a semiconductor device structure, in accordance with some embodiments.
  • FIG. 3 is a cross-sectional view of a process chamber used for forming a semiconductor device structure, in accordance with some embodiments.
    •  DETAILED DESCRIPTION
  • The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
  • Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
  • Some embodiments of the disclosure are described. FIGS. 1A-1E are cross-sectional views of various stages of a process for forming a semiconductor device structure, in accordance with some embodiments. FIGS. 2A-2E are cross-sectional views of various stages of a process for forming a semiconductor device structure, in accordance with some embodiments. In some embodiments, FIGS. 2A-2E are cross-sectional views of a process for forming a semiconductor device structure, that are taken along line I-I shown in FIG. 1A. Additional operations can be provided before, during, and/or after the stages described in FIGS. 1A-1E and/or FIGS. 2A-2E. Some of the stages that are described can be replaced or eliminated for different embodiments. Additional features can be added in the semiconductor device structure. Some of the features described below can be replaced or eliminated for different embodiments.
  • As shown in FIGS. 1A and 2A, a semiconductor substrate 100 is provided. In some embodiments, the semiconductor substrate 100 is a bulk semiconductor substrate, such as a semiconductor wafer. For example, the semiconductor substrate 100 is a silicon wafer. The semiconductor substrate 100 may include silicon or other elementary semiconductor materials such as germanium. In some other embodiments, the semiconductor substrate 100 includes a compound semiconductor. The compound semiconductor may include gallium arsenide, silicon carbide, indium arsenide, indium phosphide, another suitable compound semiconductor, or a combination thereof.
  • In some embodiments, the semiconductor substrate 100 includes a semiconductor-on-insulator (SOI) substrate. The SOI substrate may be fabricated using a separation by implantation of oxygen (SIMOX) process, a wafer bonding process, another applicable method, or a combination thereof. In some embodiments, the semiconductor substrate 100 includes a fin structure.
  • As shown in FIGS. 1A and 2A, isolation features 102 are formed in the semiconductor substrate 100, in accordance with some embodiments. The isolation features 102 are used to define and/or electrically isolate various device elements formed in and/or over the semiconductor substrate 100. In some embodiments, the isolation features 102 includes shallow trench isolation (STI) features, local oxidation of silicon (LOCOS) features, another suitable isolation feature, or a combination thereof. In some embodiments, the isolation features 102 are made of a dielectric material. The dielectric material may include silicon oxide, silicon nitride, silicon oxynitride, fluoride-doped silicate glass (FSG), low-K dielectric material, another suitable material, or a combination thereof.
  • As shown in FIG. 1A, gate stacks including a gate stack 108 are formed over the semiconductor substrate 100, in accordance with some embodiments. In some embodiments, the gate stack 108 includes a gate dielectric layer 104 and a gate electrode 106. In some embodiments, the gate stack 108 further includes a hard mask (not shown) on the gate electrode 106. The hard mask may serve as an etching mask during the formation of the gate electrode 106. In some embodiments, the gate stack 108 is a portion of a SRAM device.
  • In some embodiments, the gate dielectric layer 104 is made of silicon oxide, silicon nitride, silicon oxynitride, dielectric material with high dielectric constant (high-K), another suitable dielectric material, or a combination thereof. Examples of high-K dielectric materials include hafnium oxide, zirconium oxide, aluminum oxide, hafnium dioxide-alumina alloy, hafnium silicon oxide, hafnium silicon oxynitride, hafnium tantalum oxide, hafnium titanium oxide, hafnium zirconium oxide, another suitable high-K material, or a combination thereof. In some embodiments, the gate dielectric layer 104 is a dummy gate dielectric layer which will be removed in a subsequent gate replacement process. The dummy gate dielectric layer is, for example, a silicon oxide layer.
  • In some embodiments, the gate electrode 106 includes polysilicon, a metal material, another suitable conductive material, or a combination thereof. In some embodiments, the gate electrode 106 is a dummy gate electrode and will be replaced with another conductive material, such as a metal material. The dummy gate electrode layer is made of, for example, polysilicon.
  • In some embodiments, a gate dielectric material layer, a gate electrode layer, and a hard mask layer are deposited over the semiconductor substrate 100. Each of the gate dielectric material layer, the gate electrode layer, and the hard mask layer may be deposited using a chemical vapor deposition (CVD) process, an atomic layer deposition (ALD) process, a physical vapor deposition (PVD) process, another applicable process, or a combination thereof. Afterwards, a photolithography process and an etching process are performed to pattern the hard mask layer so as to form the hard mask. The gate dielectric material layer and the gate electrode layer are etched afterwards through openings defined by the hard mask. As a result, multiple gate stacks including the gate stack 108 are formed.
  • In some embodiments, spacer elements 110 are formed over sidewalls of the gate stack 108, as shown in FIG. 1A. The spacer elements 110 may be made of silicon nitride, silicon oxynitride, silicon carbide, silicon carbon nitride, another suitable material, or a combination thereof. In some embodiments, a spacer material layer is deposited over the semiconductor substrate 100 and the gate stack 108. Afterwards, an anisotropic etching process is performed to partially remove the spacer material layer. As a result, the remaining portions of the spacer material layer form the spacer elements 110.
  • As shown in FIGS. 1B and 2B, recesses 112 are formed in the semiconductor substrate 100, in accordance with some embodiments. The recesses 112 are used to contain source/drain structures that will be formed subsequently. In some embodiments, the recesses 112 are in the semiconductor substrate 100 and adjacent to the gate stacks. In some embodiments, each of the recesses 112 extends laterally under a corresponding channel region of the corresponding gate stack (such as the gate stack 108), as shown in FIG. 1B.
  • In some embodiments, one or more etching operations are used to form the recesses 112. The gate stack 108 and the spacer elements 110 may serve as an etching mask during the formation of the recesses 112. In some embodiments, the formation of the recesses 112 includes performing an anisotropic etching to etch into the semiconductor substrate 100. Afterwards, a wet etching is performed by dipping the semiconductor substrate 100 into an etching solution. As a result, the recesses 112 are formed.
  • As shown in FIGS. 1C and 2C, source/drain structures including the source/ drain structures 116A and 116B are formed in the recesses 112, in accordance with some embodiments. In some embodiments, the source/drain structure 116B is the source/drain region of another transistor other than that shown in FIG. 1C. The source/ drain structures 116A and 116B may be used as stressors for providing stress or strain to the channel regions so as to increase the carrier mobility.
  • In some embodiments, the source/ drain structures 116A and 116B are p-type regions. For example, the source/ drain structures 116A and 116B may include epitaxially grown silicon germanium. In some embodiments, the source/ drain structures 116A and 116B are formed by using a selective epitaxial growth (SEG) process, a CVD process (e.g., a vapor-phase epitaxy (VPE) process, a low pressure chemical vapor deposition (LPCVD) process, and/or an ultra-high vacuum CVD (UHV-CVD) process), a molecular beam epitaxy process, another applicable process, or a combination thereof. In some embodiments, the source/ drain structures 116A and 116B are doped with one or more suitable dopants. For example, the source/ drain structures 116A and 116B are SiGe source/drain features doped with boron (B) or another suitable dopant.
  • In some embodiments, the source/ drain structures 116A and 116B are doped in-situ during their epitaxial growth. In some other embodiments, the source/ drain structures 116A and 116B are not doped during the growth of the source/ drain structures 116A and 116B. Instead, after the formation of the source/ drain structures 116A and 116B, the source/ drain structures 116A and 116B are doped in a subsequent process. In some embodiments, the doping is achieved by using an ion implantation process, a plasma immersion ion implantation process, a gas and/or solid source diffusion process, another applicable process, or a combination thereof. In some embodiments, the source/ drain structures 116A and 116B are further exposed to one or more annealing processes to activate the dopants. For example, a rapid thermal annealing process is used.
  • In some embodiments, each of the source/ drain structures 116A and 116B includes a lower portion 114A and an upper portion 114B, as shown in FIGS. 1C and 2C. In some embodiments, the compositions of the lower portion 114A and the upper portion 114B are different from each other. In some embodiments, both the lower portion 114A and the upper portion 114B include silicon germanium. However, the compositions of the lower portion 114A and the upper portion 114B are not completely the same. In some embodiments, the atomic concentration of germanium in the upper portion 114B is greater than the atomic concentration of germanium in the lower portion 114A.
  • FIG. 3 is a cross-sectional view of a process chamber used for forming a semiconductor device structure, in accordance with some embodiments. In some embodiments, the lower portion 114A and the upper portion 114B are epitaxially grown in-situ in the same process chamber 300. In some embodiments, the source/ drain structures 116A and 116B are formed using a gas mixture. In some embodiments, a silicon-containing gas and a germanium-containing gas are used to form the source/ drain structures 116A and 116B. In some embodiments, the silicon-containing gas includes dichlorosilane (DCS), silane (SiH4), methylsilane (SiCH6), another suitable gas, or a combination thereof. In some embodiments, the germanium-containing gas includes germane (GeH4) or another suitable gas. In some embodiments, a gas mixture including germane and DCS is used for growing the lower portion 114A. Afterwards, the gas flow of germane is increased so as to continue growing the upper portion 114B.
  • As shown in FIGS. 1D and 2D, cap elements including cap elements 118A and 118B are respectively formed over the source/ drain structures 116A and 116B, in accordance with some embodiments. The cap elements 118A and 118B may be used to protect the source/drain structures thereunder. The cap elements 118A and 118B may also be used for forming metal silicide features to enhance electrical connection between the source/drain structures and other conductive elements. In some embodiments, the source/ drain structures 116A and 116B are in direct contact with the cap elements 118A and 118B, respectively.
  • In some embodiments, the cap elements 118A and 118B include silicon, silicon germanium, or a combination thereof. In some embodiments, the atomic concentration of germanium in the lower portion 114A is greater than the atomic concentration of germanium in the cap element 118A or 118B. In some embodiments, the cap elements 118A and 118B contain substantially no germanium.
  • In some embodiments, the cap elements 118A and 118B are formed using a selective epitaxial growth (SEG) process, a CVD process (e.g., a vapor-phase epitaxy (VPE) process, a low pressure chemical vapor deposition (LPCVD) process, and/or an ultra-high vacuum CVD (UHV-CVD) process), a molecular beam epitaxy process, another applicable process, or a combination thereof. In some embodiments, the cap elements 118A and 118B are formed in-situ in the same process chamber 300 where the source/ drain structures 116A and 116B are grown.
  • In some embodiments, the process conditions for forming the cap elements 118A and 118B are fine-tuned to ensure the cap elements 118A and 118B have the desired profiles. As shown in FIG. 2D, the cap elements 118A and 118B are separated from each other by a distance d. In some embodiments, the distance d is the shortest distance between the cap elements 118A and 118B. In some embodiments, the distance d is greater than about 24 nm to ensure that no short-circuit is formed between the cap elements 118A and 118B and the source/ drain structures 116A and 116B thereunder.
  • In some embodiments, the gas mixture used for forming the cap elements 118A and 118B includes a deposition gas and an etching gas. In some embodiments, the deposition gas includes a germanium-containing gas and a silicon-containing gas. In some embodiments, the germanium-containing gas includes germane (GeH4). In some embodiments, the silicon-containing gas includes dichlorosilane (DCS), silane (SiH4), methylsilane (SiCH6), another suitable gas, or a combination thereof. For example, the deposition gas includes germane (GeH4) and dichlorosilane (DCS). In some other embodiments, the germanium-containing gas is not used. In these cases, the cap elements 118A and 118B includes substantially no germanium. In some embodiments, the etching gas includes a halogen-containing gas. In some embodiments, the etching gas includes HCl, HF, Cl2, another suitable etching gas, or a combination thereof.
  • In some embodiments, the amount of the etching gas is fine-tuned to ensure the cap elements 118A and 118B have the desired profiles. In some embodiments, a volumetric concentration ratio of the etching gas to the deposition gas is set to be in a range from about 0.6 to about 1. In some embodiments, a flow rate ratio of the etching gas to the deposition gas is set to be in a range from about 0.6 to about 1. In some embodiments, the gas mixture used for forming the cap elements 118A and 118B includes HCl gas and DCS gas. The volumetric concentration ratio (or flow rate ratio) of HCl gas to DCS gas may be in a range from about 0.6 to about 1.
  • In some cases, if the volumetric concentration ratio (or flow rate ratio) of the etching gas to the deposition gas is greater than about 1, the etching rate may be too fast such that the cap elements 118A and 118B might not have sufficient thicknesses. As a result, the cap elements 118A and 118B might not be able to protect the source/ drain structures 116A and 116B thereunder during subsequent processes. In some other cases, if the volumetric concentration ratio (or flow rate ratio) of the etching gas to the deposition gas is smaller than about 0.6, the etching rate might be too slow. As a result, the cap elements 118A and 118B might grow too fast to be wider than what is desired. The distance d between the cap elements 118A and 118B may thus be too small. A short-circuit might be formed between the cap elements 118A and 118B and the source/ drain structures 116A and 116B thereunder.
  • As shown in FIG. 2D, each of the cap elements 118A and 118B has a top surface (or top plane) 119 t. In some embodiments, the top surface 119 t is substantially parallel to a top surface 117 t of the source/ drain structure 116A or 116B. As shown in FIG. 2D, each of the cap elements 118A and 118B has a side surface (or side plane) 119 s. In some embodiments, the top surface 119 s is substantially parallel to a side surface 117 s of the source/ drain structure 116A or 116B. In some embodiments, the surface orientation of the top surface 119 t is {311}. In some embodiments, the surface orientation of the side surface of the cap element is {111}. By increasing the amount of etching gas in the gas mixture for forming the cap elements 118A and 118B, the growth of the crystal plane {111} may be retarded. Therefore, a larger top surface having the surface orientation of {311} is formed, in accordance with some embodiments. A larger contact landing area is provided. Even if the larger contact landing area is obtained, the active area between the isolation features 102 is not reduced. The performance of the semiconductor device structure is improved.
  • As shown in FIG. 2D, the top surface 119 t and the side surface 119 s have widths W1 and W2, respectively. As mentioned above, the growth of the crystal plane {111} may be retarded by increasing the amount of etching gas. The width W1 that is wide is therefore obtained. In some embodiments, the width ratio (W1/W2) of the top surface 119 t to the side surface 119 s is in a range from about 0.125 to about 1.
  • In some cases, if the width ratio (W1/W2) is smaller than about 0.125, the width W1 might be too small. As a result, the contact landing window is not sufficient, which may lead to a degradation of performance. In some other cases where the width ratio (W1/W2) is greater than about 1, the thickness of the cap elements 118A or 118B may not be sufficient even if the width W1 is large. In some cases, two adjacent cap elements may come in contact with each other, which may cause a short-circuit issue.
  • In some embodiments, a ratio (d/W1) of the shortest distance d between the cap elements 118A and 118B to the width W1 of the top surface 119 t of the cap element 118A or 118B is in a range from about 0.6 to about 0.8. In some cases, if the ratio (d/W1) is smaller than about 0.6, the distance d might be too small. A short-circuit between the cap elements 118A and 118B may be formed. In some other cases, if the ratio (d/W1) is greater than about 0.8, the width W1 may be too small. The contact landing area may not be sufficient.
  • As shown in FIG. 2D, each of the cap elements 118A and 118B has a first thickness T1 and a second thickness T2. The thickness T1 is substantially equal to a distance between the top surfaces 119 t and 117 t, as shown in FIG. 2D. The thickness T2 is substantially equal to a distance between the top surfaces 119 s and 117 s, as shown in FIG. 2D. In some embodiments, a ratio (T1/T2) of the first thickness T1 to the second thickness T2 is in a range from about 0.8 to about 1.2. In some embodiments, the thickness T1 and T2 are substantially the same.
  • In some cases, if the ratio (T1/T2) is smaller than about 0.8, the thickness T1 might be too small. The cap elements 118A and 118B may be too thin. The thin cap elements 118A and 118 b may not be able to protect the source/drain structures from being damaged during subsequent processes, such as a salicidation process and/or a contact formation process. The thickness T2 may be too large such that a short-circuit may be formed between the cap elements 118A and 118B. In some other cases, if the ratio (T1/T2) is greater than about 1.2, the thickness T1 might be too large, which is also negatively affect subsequent processes.
  • Afterwards, a salicidation (self-aligned silicidation) process is performed on the cap elements 118A and 118B to form metal silicide features 120A and 120B, as shown in FIGS. 1E and 2E in accordance with some embodiments. In some embodiments, upper portions of the cap elements 118A and 118B are turned into the metal silicide features after the salicidation process. In some other embodiments, the cap elements 118A and 118B are completely turned into the metal silicide features. In these cases, the metal silicide features serve as the cap elements on the source/ drain structures 116A and 116B. In some other embodiments, each of the cap element includes an upper portion made of metal silicide and a lower portion made of silicon or silicon germanium.
  • In some embodiments, a metal film is deposited on the structures shown in FIGS. 1D or 2D. The metal film is in direct contact with the cap elements 118A and 118B. The metal film may be deposited using a CVD process, a PVD process, an electroplating process, an electroless plating process, another applicable process, or a combination thereof. A thermal operation is then carried out to initial a reaction between the deposited metal film and the exposed surface of the cap elements 118A and 118B. As a result, the metal silicide features 120A and 120B are formed. The un-reacted portion of the deposited metal film is then removed, for example, by using an etching process. The metal silicide features 120A and 120B have lower resistance than non-silicided regions, especially in smaller geometries.
  • The material of the deposited metal film may include nickel. Therefore, a nickel silicide region including Ni2Si, NiSi2, NiSi, and/or combinations thereof may be formed. Other suitable metal materials may also be used to form the metal silicide regions, such as cobalt (Co), nickel (Ni), platinum (Pt), titanium (Ti), ytterbium (Yb), molybdenum (Mo), erbium (Er), and/or combinations thereof.
  • Afterwards, a gate replacement process is performed to replace the gate stacks including the gate stack 108 with metal gate stacks, in accordance with some embodiments. In some embodiments, a dielectric layer is deposited over the structure shown in FIGS. 1E or 2E. The dielectric layer is used as an interlayer dielectric layer. A planarization process is performed on the dielectric layer to thin the dielectric layer until the gate electrode 106 is exposed, in accordance with some embodiments. The planarization process may include a chemical mechanical polishing (CMP) process, a grinding process, an etching process, another applicable process, or a combination thereof.
  • In some embodiments, the gate electrode 106 and the gate dielectric layer 104 are removed to form recesses. One or more etching processes may be used to form the recesses. Afterwards, metal gate stacks are formed in the recesses, in accordance with some embodiments. In some embodiments, each of the metal gate stacks includes a gate dielectric layer, a work function layer, and a gate electrode layer.
  • Embodiments of the disclosure form cap elements over source/drain structures. The process condition is fine-tuned to ensure the cap elements have the desired profiles. For example, more etching gas is used to control the growth of the cap elements. Each of the cap elements has a wide top surface to provide a larger contact landing area. The lateral distance between two adjacent cap elements is increased. Therefore, short-circuit is prevented from occurring between the cap elements and the source/drain structures thereunder. Performance and reliability of the semiconductor device structure are improved.
  • In accordance with some embodiments, a semiconductor device structure is provided. The semiconductor device structure includes a gate stack over a semiconductor substrate and a source/drain structure adjacent to the gate stack. The semiconductor device structure also includes a cap element over the source/drain structure. The cap element has a top surface and a side surface substantially parallel to the side surface of the source/drain structure. A width ratio of the top surface to the side surface of the cap element is in a range from about 0.125 to about 1.
  • In accordance with some embodiments, a semiconductor device structure is provided. The semiconductor device structure includes a gate stack over a semiconductor substrate and a source/drain structure adjacent to the gate stack. The semiconductor device structure also includes a cap element over the source/drain structure. The cap element cap element has a first thickness substantially equal to a distance between a top surface of the cap element and a top surface of the source/drain structure. The cap element has a second thickness substantially equal to a distance between a side surface of the cap element and a side surface of the source/drain structure. A ratio of the first thickness to the second thickness is in a range from about 0.8 to about 1.2.
  • In accordance with some embodiments, a method for forming a semiconductor device structure is provided. The method includes forming a gate stack over a semiconductor substrate and forming a source/drain structure adjacent to the gate stack. The method also includes forming a cap element over the source/drain structure. The cap element has a top surface and a side surface. A width ratio of the top surface to the side surface of the cap element is in a range from about 0.125 to about 1.
  • The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.

Claims (20)

What is claimed is:
1. A semiconductor device structure, comprising:
a gate stack over a semiconductor substrate;
a source/drain structure adjacent to the gate stack; and
a cap element over the source/drain structure, wherein:
the cap element has a first top plane,
the source/drain structure has a second top plane,
the first top plane of the cap element is wider than the second top plane of the source/drain structure, and
a surface orientation of the first top plane of the cap element and a surface orientation of a side surface of the cap element are different from each other.
2. The semiconductor device structure as claimed in claim 1, wherein the surface orientation of the first top plane of the cap element is {311}.
3. The semiconductor device structure as claimed in claim 1, wherein the surface orientation of the side surface of the cap element is {111}.
4. The semiconductor device structure as claimed in claim 1, wherein an atomic concentration of germanium in the source/drain structure is greater than an atomic concentration of germanium in the cap element.
5. The semiconductor device structure as claimed in claim 1, wherein the cap element is in direct contact with the source/drain structure.
6. The semiconductor device structure as claimed in claim 1, wherein the cap element comprises silicon, silicon germanium, or a combination thereof.
7. The semiconductor device structure as claimed in claim 1, wherein the source/drain structure comprises a lower portion and an upper portion, the upper portion is between the lower portion and the cap element, and compositions of the lower portion and the upper portion are different.
8. The semiconductor device structure as claimed in claim 7, wherein an atomic concentration of germanium in the upper portion is greater than an atomic concentration of germanium in the lower portion.
9. The semiconductor device structure as claimed in claim 1, further comprising:
a second source/drain structure adjacent to the source/drain structure; and
a second cap element over the second source/drain structure, wherein a ratio of a shortest distance between the cap element and the second cap element to a width of the first top plane of the cap element is in a range from about 0.6 to about 0.8.
10. The semiconductor device structure as claimed in claim 1, wherein the cap element has an upper portion and a lower portion, the lower portion is between the upper portion and the source/drain structure, and the upper portion of the cap element is made of metal silicide.
11. A semiconductor device structure, comprising:
a gate stack over a semiconductor substrate;
a source/drain structure adjacent to the gate stack; and
a cap element over the source/drain structure, wherein:
the cap element has a first top plane,
the source/drain structure has a second top plane,
the first top plane of the cap element is wider than the second top plane of the source/drain structure, and
an atomic concentration of germanium in the source/drain structure is greater than an atomic concentration of germanium in the cap element.
12. The semiconductor device structure as claimed in claim 11, wherein a surface orientation of the first top plane of the cap element is {311}, and a surface orientation of the side surface of the cap element is {111}.
13. The semiconductor device structure as claimed in claim 11, wherein the source/drain structure comprises a lower portion and an upper portion, the upper portion is between the lower portion and the cap element, and compositions of the lower portion and the upper portion are different.
14. The semiconductor device structure as claimed in claim 13, wherein an atomic concentration of germanium in the upper portion is greater than an atomic concentration of germanium in the lower portion.
15. The semiconductor device structure as claimed in claim 11, further comprising:
a second source/drain structure adjacent to the source/drain structure; and
a second cap element over the second source/drain structure, wherein a ratio of a shortest distance between the cap element and the second cap element to a width of the first top plane of the cap element is in a range from about 0.6 to about 0.8.
16. A semiconductor device structure, comprising:
a gate stack over a semiconductor substrate;
a first source/drain structure adjacent to the gate stack;
a cap element over the first source/drain structure;
a second source/drain structure adjacent to the first source drain structure; and
a second cap element over the second source/drain structure, wherein a ratio of a shortest distance between the cap element and the second cap element to a width of a top plane of the cap element is in a range from about 0.6 to about 0.8.
17. The semiconductor device structure as claimed in claim 16, wherein a surface orientation of the top plane of the cap element is {311}, and a surface orientation of a side surface of the cap element is {111}.
18. The semiconductor device structure as claimed in claim 16, wherein a surface orientation of the top plane of the cap element and a surface orientation of a side surface of the cap element are different from each other.
19. The semiconductor device structure as claimed in claim 16, wherein an atomic concentration of germanium in the source/drain structure is greater than an atomic concentration of germanium in the cap element.
20. The semiconductor device structure as claimed in claim 16, wherein the cap element has an upper portion and a lower portion, the lower portion is between the upper portion and the source/drain structure, the upper portion of the cap element is made of metal silicide, and the lower portion of the cap element is made of silicon or silicon germanium.
US16/229,213 2015-03-16 2018-12-21 Semiconductor device with cap element Active 2035-03-27 US10818752B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US16/229,213 US10818752B2 (en) 2015-03-16 2018-12-21 Semiconductor device with cap element
US17/079,835 US11688769B2 (en) 2015-03-16 2020-10-26 Semiconductor device with cap element
US18/314,926 US20230275126A1 (en) 2015-03-16 2023-05-10 Semiconductor device with cap element

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/658,688 US9431536B1 (en) 2015-03-16 2015-03-16 Semiconductor device structure with raised source/drain having cap element
US15/249,609 US10164013B2 (en) 2015-03-16 2016-08-29 Formation method of semiconductor device structure with cap element
US16/229,213 US10818752B2 (en) 2015-03-16 2018-12-21 Semiconductor device with cap element

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US15/249,609 Continuation US10164013B2 (en) 2015-03-16 2016-08-29 Formation method of semiconductor device structure with cap element

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US17/079,835 Continuation US11688769B2 (en) 2015-03-16 2020-10-26 Semiconductor device with cap element

Publications (2)

Publication Number Publication Date
US20190115429A1 true US20190115429A1 (en) 2019-04-18
US10818752B2 US10818752B2 (en) 2020-10-27

Family

ID=56739511

Family Applications (5)

Application Number Title Priority Date Filing Date
US14/658,688 Active US9431536B1 (en) 2015-03-16 2015-03-16 Semiconductor device structure with raised source/drain having cap element
US15/249,609 Active US10164013B2 (en) 2015-03-16 2016-08-29 Formation method of semiconductor device structure with cap element
US16/229,213 Active 2035-03-27 US10818752B2 (en) 2015-03-16 2018-12-21 Semiconductor device with cap element
US17/079,835 Active 2035-10-13 US11688769B2 (en) 2015-03-16 2020-10-26 Semiconductor device with cap element
US18/314,926 Pending US20230275126A1 (en) 2015-03-16 2023-05-10 Semiconductor device with cap element

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US14/658,688 Active US9431536B1 (en) 2015-03-16 2015-03-16 Semiconductor device structure with raised source/drain having cap element
US15/249,609 Active US10164013B2 (en) 2015-03-16 2016-08-29 Formation method of semiconductor device structure with cap element

Family Applications After (2)

Application Number Title Priority Date Filing Date
US17/079,835 Active 2035-10-13 US11688769B2 (en) 2015-03-16 2020-10-26 Semiconductor device with cap element
US18/314,926 Pending US20230275126A1 (en) 2015-03-16 2023-05-10 Semiconductor device with cap element

Country Status (4)

Country Link
US (5) US9431536B1 (en)
KR (1) KR101729417B1 (en)
CN (1) CN105990440B (en)
TW (1) TWI594418B (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102326316B1 (en) * 2015-04-10 2021-11-16 삼성전자주식회사 Semiconductor dievices and methods of manufacturing the same
US11088033B2 (en) 2016-09-08 2021-08-10 International Business Machines Corporation Low resistance source-drain contacts using high temperature silicides
CN107845681B (en) * 2016-09-21 2020-06-09 中芯国际集成电路制造(上海)有限公司 Semiconductor device, manufacturing method thereof and electronic device
CN108573872B (en) * 2017-03-07 2021-05-04 中芯国际集成电路制造(上海)有限公司 Semiconductor structure and forming method thereof
CN109037313A (en) * 2017-06-12 2018-12-18 中芯国际集成电路制造(上海)有限公司 Transistor and forming method thereof
US10727131B2 (en) * 2017-06-16 2020-07-28 Taiwan Semiconductor Manufacturing Co., Ltd. Source and drain epitaxy re-shaping
KR102492300B1 (en) 2017-12-07 2023-01-27 삼성전자주식회사 Semiconductor device
KR102606237B1 (en) * 2018-02-09 2023-11-24 삼성전자주식회사 integrated circuit semiconductor device including MOS(metal oxide semiconductor) transistor
KR102456669B1 (en) * 2018-07-16 2022-10-20 삼성전자주식회사 Semiconductor device
US11735630B2 (en) * 2019-01-03 2023-08-22 Intel Corporation Integrated circuit structures with source or drain dopant diffusion blocking layers
CN113678260A (en) * 2019-02-08 2021-11-19 应用材料公司 Semiconductor device, method of manufacturing semiconductor device, and processing system
TW202146699A (en) * 2020-05-15 2021-12-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 Method of forming a silicon germanium layer, semiconductor structure, semiconductor device, method of forming a deposition layer, and deposition system

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090095992A1 (en) * 2006-12-22 2009-04-16 Tomoya Sanuki Semiconductor device including mos field effect transistor and method for manufacturing the semiconductor device
US8647953B2 (en) * 2011-11-17 2014-02-11 United Microelectronics Corp. Method for fabricating first and second epitaxial cap layers

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06232099A (en) * 1992-09-10 1994-08-19 Mitsubishi Electric Corp Manufacture of semiconductor device, manufacturing device of semiconductor device, manufacture of semiconductor laser, manufacture of quantum wire structure, and crystal growth method
JP3762136B2 (en) * 1998-04-24 2006-04-05 株式会社東芝 Semiconductor device
US6483171B1 (en) * 1999-08-13 2002-11-19 Micron Technology, Inc. Vertical sub-micron CMOS transistors on (110), (111), (311), (511), and higher order surfaces of bulk, SOI and thin film structures and method of forming same
CN1277296C (en) * 2003-03-27 2006-09-27 台湾积体电路制造股份有限公司 Field effect transistor structure possessing strain silicon germanium layer beaping crystal and its manufacturing method
US7855126B2 (en) * 2004-06-17 2010-12-21 Samsung Electronics Co., Ltd. Methods of fabricating a semiconductor device using a cyclic selective epitaxial growth technique and semiconductor devices formed using the same
KR100618839B1 (en) * 2004-06-28 2006-09-01 삼성전자주식회사 Method for manufacturing semiconductor device
JP4369359B2 (en) 2004-12-28 2009-11-18 富士通マイクロエレクトロニクス株式会社 Semiconductor device
US8030182B2 (en) * 2005-09-20 2011-10-04 Tadahiro Ohmi Semiconductor device manufacturing method and semiconductor manufacturing apparatus
MX2012007285A (en) 2009-12-26 2012-07-30 Evonik Degussa Gmbh Water containing powder composition.
US9064688B2 (en) 2010-05-20 2015-06-23 Taiwan Semiconductor Manufacturing Company, Ltd. Performing enhanced cleaning in the formation of MOS devices
US8796788B2 (en) 2011-01-19 2014-08-05 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor devices with strained source/drain structures
KR20130000212A (en) * 2011-06-22 2013-01-02 삼성전자주식회사 Semiconductor device and method of fabricating the same
US9601619B2 (en) 2013-07-16 2017-03-21 Taiwan Semiconductor Manufacturing Company, Ltd. MOS devices with non-uniform P-type impurity profile
US9202916B2 (en) * 2013-12-27 2015-12-01 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device structure
US10008568B2 (en) 2015-03-30 2018-06-26 Taiwan Semiconductor Manufacturing Co., Ltd. Structure and formation method of semiconductor device structure

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090095992A1 (en) * 2006-12-22 2009-04-16 Tomoya Sanuki Semiconductor device including mos field effect transistor and method for manufacturing the semiconductor device
US8647953B2 (en) * 2011-11-17 2014-02-11 United Microelectronics Corp. Method for fabricating first and second epitaxial cap layers

Also Published As

Publication number Publication date
US9431536B1 (en) 2016-08-30
KR20160111319A (en) 2016-09-26
CN105990440A (en) 2016-10-05
US10818752B2 (en) 2020-10-27
KR101729417B1 (en) 2017-04-21
US10164013B2 (en) 2018-12-25
US20160276481A1 (en) 2016-09-22
TW201635519A (en) 2016-10-01
US20160372549A1 (en) 2016-12-22
CN105990440B (en) 2019-02-12
US20230275126A1 (en) 2023-08-31
TWI594418B (en) 2017-08-01
US11688769B2 (en) 2023-06-27
US20210043732A1 (en) 2021-02-11

Similar Documents

Publication Publication Date Title
US11688769B2 (en) Semiconductor device with cap element
US20230352592A1 (en) Fin Field Effect Transistor (FinFET) Device and Method for Forming the Same
US12087643B2 (en) Structure and formation method of fin-like field effect transistor
US10811516B2 (en) Structure and formation method of semiconductor device structure with gate stack
US10037921B2 (en) Structure and formation method of fin-like field effect transistor
US10008568B2 (en) Structure and formation method of semiconductor device structure
US11769819B2 (en) Semiconductor device structure with metal gate stack
US9490346B2 (en) Structure and formation method of fin-like field effect transistor
US11094597B2 (en) Structure and formation method of semiconductor device with fin structures
CN110970365B (en) Semiconductor device structure and forming method
US20230411492A1 (en) Structure and formation method of semiconductor device with gate stack
US20230307523A1 (en) Structure and formation method of semiconductor device with gate stack
US11437279B1 (en) Method for fabricating a semiconductor device
US20200020772A1 (en) Formation of semiconductor device structure by implantation

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: APPLICATION DISPATCHED FROM PREEXAM, NOT YET DOCKETED

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4