US20190115373A1 - Display device - Google Patents
Display device Download PDFInfo
- Publication number
- US20190115373A1 US20190115373A1 US16/217,736 US201816217736A US2019115373A1 US 20190115373 A1 US20190115373 A1 US 20190115373A1 US 201816217736 A US201816217736 A US 201816217736A US 2019115373 A1 US2019115373 A1 US 2019115373A1
- Authority
- US
- United States
- Prior art keywords
- electrode
- layer
- active layer
- display device
- insulating layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 claims abstract description 69
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 39
- 229920005591 polysilicon Polymers 0.000 claims abstract description 39
- 229910044991 metal oxide Inorganic materials 0.000 claims abstract description 15
- 150000004706 metal oxides Chemical class 0.000 claims abstract description 15
- 239000000463 material Substances 0.000 claims description 28
- 239000010410 layer Substances 0.000 description 297
- 101100214488 Solanum lycopersicum TFT2 gene Proteins 0.000 description 18
- 238000000034 method Methods 0.000 description 18
- 101100489584 Solanum lycopersicum TFT1 gene Proteins 0.000 description 14
- 229910021417 amorphous silicon Inorganic materials 0.000 description 11
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 11
- 239000007769 metal material Substances 0.000 description 10
- 229910052782 aluminium Inorganic materials 0.000 description 9
- 229910052802 copper Inorganic materials 0.000 description 9
- 238000004519 manufacturing process Methods 0.000 description 9
- 229910052814 silicon oxide Inorganic materials 0.000 description 9
- 229910052581 Si3N4 Inorganic materials 0.000 description 8
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 8
- 229910052804 chromium Inorganic materials 0.000 description 7
- 229910052750 molybdenum Inorganic materials 0.000 description 7
- 229910052719 titanium Inorganic materials 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 6
- 239000004973 liquid crystal related substance Substances 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 230000008901 benefit Effects 0.000 description 3
- 238000000149 argon plasma sintering Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 239000004033 plastic Substances 0.000 description 2
- 239000002096 quantum dot Substances 0.000 description 2
- 239000010453 quartz Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 239000002253 acid Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- -1 for example Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1251—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs comprising TFTs having a different architecture, e.g. top- and bottom gate TFTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1237—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a different composition, shape, layout or thickness of the gate insulator in different devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
Definitions
- the present disclosure relates to a display device, and more particularly to a display device that contains different types of transistors with active layers respectively comprising different semiconductor materials.
- Thin displays such as liquid crystal display panels, organic light-emitting diode display panels or inorganic light-emitting diode display panels, have become dominant in the market instead of the predecessors based on cathode ray tubes. Thin displays are extensively applicable. For example, mobile phones, laptop computers, video cameras, cameras, music players, mobile navigators and V sets are just a few devices that use such a display panel.
- Liquid crystal display devices or organic light-emitting diode display devices have been popular in the market, and liquid crystal display devices are particularly well developed.
- increasing requirements of consumers to display quality of display devices almost every dealer in this industry is investing in improving display quality.
- the transistor used in the driving circuit of the gate electrode in the non-display region is also a factor having influence on the overall efficiency of a display device.
- transistors used in the display region and the driving circuit of the gate electrode need to be structurally improved so as to simplify the manufacturing processes acid configurations without compromising desired propertied of transistors.
- a primary objective of the present disclosure is to provide a display, device that contains different types of transistors with active layers respectively comprising different semiconductor material.
- the display device may comprise: a substrate; a first gate electrode and a second gate electrode disposed on the substrate; a gate insulating layer disposed on the substrate, the first gate electrode and the second gate electrode; a first active layer disposed on the gate insulating layer and corresponding to the first gate electrode, wherein the first active layer comprises a polysilicon layer; a first insulating layer disposed on the first active layer and the gate insulating layer; a second active layer disposed on the first insulating layer and corresponding to the second gate electrode, wherein the second active layer comprises a metal oxide layer; a first source electrode, a first drain electrode, a second source electrode, and a second drain electrode, wherein the first source electrode and the first drain electrode are disposed on the first insulating layer and electrically connect to the first active layer, and the second source electrode and the second drain electrode are disposed on the second active layer and electrically connect to the second active layer; in which the first gate electrode, the gate insulating layer, the first active layer
- the display device may comprise a substrate; a first gate electrode disposed on the substrate; a gate insulating layer disposed on the substrate and the first gate electrode; a first active layer disposed on the gate insulating layer and corresponding to the first gate electrode, wherein the first active layer comprises a polysilicon layer; a second gate electrode disposed on the gate insulating layer; a first insulating layer disposed on the first active layer and the second gate electrode; a second active layer disposed on the first insulating layer and corresponding to the second gate electrode, wherein the second active layer comprises a metal oxide layer; a first source electrode, a first drain electrode, a second source electrode, and a second drain electrode, wherein the first source electrode and the first drain electrode are disposed on the first insulating layer and electrically connect to the first active layer through a plurality of vias, while the second source electrode and the second drain electrode are disposed on the second active layer and electrically connect to the second active layer; wherein the first gate electrode, the gate
- the disclosed display device comprises both the first transistor whose first active layer is a polysilicon layer and the second transistor whose second active layer is a metal oxide layer.
- the elements of the substrate can be structurally simplified, and formation of the first and second transistors can be also simplified without compromising the desired properties of the first and second transistors.
- FIG. 1A is a top view of a display device according to Embodiment 1 of the present disclosure.
- FIG. 1B is a cross-sectional view of the display device according to Embodiment 1 of the present disclosure.
- FIG. 2A to FIG. 2G are cross-sectional views of the display device according to Embodiment 1 of the present disclosure showing the flow of elements formed on the substrate.
- FIG. 3A to FIG. 3E are cross-sectional views of a display device according to Embodiment 2 of the present disclosure showing the flow of elements formed on the substrate.
- FIG. 4 is a cross-sectional view of the display device according to Embodiment 2 of the present disclosure.
- FIG. 5A to FIG. 5H are cross-sectional views of a display device according to Embodiment 3 of the present disclosure showing the flow of elements formed on the substrate.
- FIG. 6A is a cross-sectional view of a display device according to Embodiment 4 of the present disclosure.
- FIG. 6B is a top view of the display device according to Embodiment 4 of the present disclosure showing some layers in the second transistor.
- FIG. 7A to FIG. 7G are cross-sectional views of a display device according to Embodiment 5 of the present disclosure showing the flow of elements formed on the substrate.
- FIG. 8A is a cross-sectional view of a display device according to Embodiment 6 of the present disclosure.
- FIG. 8B is a top view of the display device according to Embodiment 6 of the present disclosure showing some layers in the second transistor.
- FIG. 9 is a cross-sectional view of a display device according to Embodiment 7 of the present disclosure.
- FIG. 10 is a cross-sectional view of a display device according to Embodiment 8 of the present disclosure.
- FIG. 11 is a cross-sectional view of a display device according to Embodiment 9 of the present disclosure.
- FIG. 1A and FIG. 1B are top and cross-sectional views of the display device of the present embodiment, respectively.
- the display device of the present embodiment comprises: a first substrate 1 ; a second substrate 2 aligned with the first substrate 1 ; and a display medium layer 3 disposed between the first substrate 1 and the second substrate 2 .
- display device may comprise: a display region AA; and a periphery region B outside the display region AA.
- the periphery region B is an area accommodating wiring, such as wiring of the driving circuit of the gate electrode, while the display region AA is an area comprising pixels distributed thereacross.
- the display medium may comprise liquid crystals (LC), organic light-emitting diodes (OLED), micro light-emitting diodes (micro LED), quantum dot (QD) or other display elements, and is not limited thereto.
- FIG. 2A to FIG. 2G are cross-sectional views of the display device according to Embodiment 1 of the present disclosure showing the flow of elements formed on the substrate, e.g. on the first substrate 1 .
- a substrate 11 is provided and then a first gate electrode 121 and a second gate electrode 122 are formed on the substrate 11 .
- the substrate 11 may comprise, for example, glass, quartz, plastic or other flexible materials, and the first gate electrode 121 and the second gate electrode 122 may comprise a metal material, such as Cu or Al.
- a gate insulating layer 13 is formed on the substrate 11 , the first gate electrode 121 , and the second gate electrode 122 .
- the gate insulating layer 13 comprises a bottom gate insulating layer 131 and a top gate insulating layer 132 .
- the bottom gate insulating layer 131 is disposed between the substrate 11 and the top gate insulating layer 132 , and the bottom gate insulating layer 131 may comprise silicon nitride.
- the top gate insulating layer 132 may comprise silicon oxide. Then, an amorphous silicon layer 14 is formed on the gate insulating layer 13 .
- the amorphous silicon layer 14 is converted into a polysilicon layer 14 ′, Then, as shown in FIG. 2C , a mask 21 comprising photoresist is used to pattern the polysilicon layer 14 ′.
- the formed polysilicon layer 14 ′ corresponds to the first gate electrode 121 .
- another mask 21 ′ is used to perform n+ doping or p+ doping process, so as to convert the polysilicon layer 14 ′ of FIG. 2C into a doped source region 141 and a doped drain region 142 in FIG. 2D .
- the channel region 143 is disposed between the source region 141 and the drain region 142 .
- a first insulating layer 15 is formed on the first active layer (the polysilicon layer 14 ′ as shown in FIG. 2C comprises the source region 141 , the drain region 142 , and the channel region 143 ) and the gate insulating layer 13 .
- the first insulating layer 15 comprises a first bottom insulating layer 151 and a first top insulating layer 152 .
- the first bottom insulating layer 151 is disposed between the gate insulating layer 13 and the first top insulating layer 152 .
- the first bottom insulating layer 151 may comprise silicon nitride
- the first top insulating layer 152 may comprise silicon oxide.
- a patterned second active layer 16 is formed on the first insulating layer 15 to correspond to the second gate electrode 122 .
- the second active layer 16 may be a metal oxide layer, such as an IGZO layer.
- a first source electrode 171 , a first drain electrode 172 , a second source electrode 173 , and a second drain electrode 174 are formed on the first active layer (i.e. the polysilicon layer 14 ′ as shown in FIG. 2C comprises the source region 141 , the drain region 142 , and the channel region 143 ), the first insulating layer 15 , and the second active layer 16 .
- the first source electrode 171 , the first drain electrode 172 , 1 . 5 the second source electrode 173 , and the second drain electrode 174 may comprise a metal material, for example, Cu or Al.
- the first source electrode 171 and the first drain electrode 172 are disposed on the first insulating layer 15 and electrically connect to the source region 141 and the drain region 142 of the polysilicon layer 14 (referring to FIG. 2C ) through vias 171 a , 172 a , respectively.
- the second source electrode 173 and the second drain electrode 174 are disposed on the second active layer 16 and electrically connect to the second active layer 16 .
- a second insulating layer 18 is formed on the first source electrode 171 , the first drain electrode 172 , the second source electrode 173 , and the second drain electrode 174 .
- a pixel electrode 19 is formed on the second insulating layer 18 .
- the pixel electrode 19 electrically connects to the second drain electrode 174 through a contact hole 19 a .
- the second insulating layer 18 may have a single-layer structure comprising silicon oxide, or have a double-layer structure comprising a lower silicon oxide layer and an upper silicon nitride layer, or have a multi-layer structure including the foregoing double-layer structure and an additional organic material layer stacked thereon.
- the pixel electrode 19 may comprise a transparent conducting oxide, such as ITO or IZO.
- the display device of the present embodiment comprising: a substrate 11 ; a first gate electrode 121 and a second gate electrode 122 disposed on the substrate 11 ; a gate insulating layer 13 disposed on the substrate 11 , the first gate electrode 121 and the second gate electrode 122 ; a first active layer (a polysilicon layer 14 ′ as shown in FIG.
- 2C comprises the source region 141 , the drain region 142 , and the channel region 143 ) disposed on the gate insulating layer 13 and corresponding to the first gate electrode 121 , wherein the first active layer comprises a polysilicon layer; a first insulating layer 15 disposed on the first active layer and the gate insulating layer 13 ; a second active layer 16 disposed on the first insulating layer 15 and corresponding to the second gate electrode 122 , wherein the second active layer 16 comprises a metal oxide layer (in the present embodiment an IGZO layer); and a first source electrode 171 , a first drain electrode 172 , a second source electrode 173 , and a second drain electrode 174 , wherein the first source electrode 171 and the first drain electrode 172 are disposed on the first insulating layer 15 and electrically connect to the source region 141 and the drain region 142 of the first active layer through vias 171 a , 172 a , respectively, and the second source electrode 173 and the second drain electrode
- the display device comprises both the first transistor TFT 1 comprising a polysilicon layer as the first active layer and the second transistor TFT 2 comprising a metal oxide layer as the second active layer 16 .
- the manufacturing process can be simplified and interference between the processes for forming the low-temperature polysilicon transistor (i.e. the first transistor TFT 1 ) and for forming the metal oxide (such as IGZO) transistor (i.e. the second transistor TFT 2 ) can be decreased.
- structure of the transistors on the substrate 11 of the obtaining display device can be simplified.
- a thickness of the insulating layer between the second gate electrode 122 and the second active layer 16 is larger in the second transistor TFT 2 .
- a distance H 1 between the first gate electrode 121 and the first active layer (the polysilicon layer 14 ′ as shown in FIG. 2C ) in the first transistor TFT 1 is smaller than a distance H 2 between the second gate electrode 122 and the second active layer 16 in the second transistor TFT 2 .
- first transistor TFT 1 and the second transistor TFT 2 both are transistors with a bottom gate structure, a shielding layer does not required to be disposed on the substrate 11 , thereby simplifying manufacturing process and structure of transistors.
- the gate insulating layer 13 comprises a bottom gate insulating layer 131 and a top gate insulating layer 132 .
- the bottom gate insulating layer 131 is disposed between the substrate 11 and the top gate insulating layer 132 .
- the bottom gate insulating layer 131 may comprise silicon nitride, and the top gate insulating layer 132 may comprise silicon oxide.
- the first insulating layer 15 comprises a first bottom insulating layer 151 and a first top insulating layer 152 .
- the first bottom insulating layer 151 is disposed between the gate insulating layer 13 and the first top insulating layer 152 .
- the first bottom insulating layer 151 may comprise silicon nitride, and the first top insulating layer 152 may comprise silicon oxide. Therefore, in the display device of the present embodiment, the first active layer (the polysilicon layer 14 as shown in FIG. 2C may comprise a polysilicon material, and the polysilicon layer 14 ′ comprises the source region 141 , the drain region 142 , and the channel region 143 ) is covered by the first bottom insulating layer 151 comprising silicon nitride, so is able to maintain the properties of a low-temperature polysilicon transistor.
- the second active layer 16 comprising a metal oxide (such as IGZO) layer is disposed on the first top insulating layer 152 comprising silicon oxide, so is able to maintain the properties of a metal oxide transistor.
- the first transistor TFT 1 is disposed in the periphery region B as a wiring switch
- the second transistor TFT 2 is disposed in the display region AA as a switch for the pixel electrode 19 .
- the first transistor TFT 1 and the second transistor TFT 2 could both be disposed in the periphery region B or the display region AA.
- the first gate electrode 121 and the second gate electrode 122 may comprise a same material, which may be Cu or Al.
- the display device of the present embodiment is structurally similar to Embodiment 1, except that the first gate electrode 121 and the second gate electrode 122 may comprise different structures and different materials.
- FIGS. 3A to 3E are cross-sectional views of the display device of the present embodiment showing the first gate electrode and the second gate electrode formed on the substrate.
- a substrate 11 is provided and a first conducting layer 123 and a second conducting layer 124 are successively formed thereon.
- a halftone mask for example, a first mask 21 comprising photoresist is formed in the area reserved for the first transistor TFT 1 , and a second mask 22 comprising photoresist is formed in the area reserved for the second transistor TFT 2 .
- the first conducting layer 123 and the second conducting layer 124 are etched.
- the masks 21 , 22 are ashed, as shown in FIG.
- the second conducting layer 124 in the area reserved for the first transistor TFT 1 is removed by etching, as shown in FIG. 3D .
- the mask 22 is removed so as to form the first gate electrode 121 and the second gate electrode 122 of the present embodiment.
- the display device of the present embodiment is obtained.
- the display device of the present embodiment is different from Embodiment 1 because the first gate electrode 121 comprises a first conducting layer 123 , and the second gate electrode 122 is formed by successively stacking the first conducting layer 123 and a second conducting layer 124 on the substrate 11 .
- the second conducting layer 124 fully covers the first conducting layer 123 .
- the first conducting layer 123 may comprise a thermostable metal material such as Ti, Cr or Mo or a transparent conducting oxide such as ITO or IZO. This is to prevent damage of the first gate electrode 121 from the subsequent laser process for forming polysilicon.
- the second conducting layer 124 may similarly comprise a thermostable metal material such as Ti, Cr or Mo or a transparent conducting oxide, or it may comprise a metal material such as Cu or Al.
- the first gate electrode 121 is formed by the first conducting layer 123 , a thickness can be reduced so that the first gate electrode 121 is thinner than the second gate electrode 122 .
- the first conducting layer 123 may comprise a thermostable metal material or a transparent conducting oxide, the first gate electrode 121 is protected from being damaged by the subsequent laser process.
- FIG. 5A to FIG. 5H are cross-sectional views of a display device according to the present embodiment showing the flow of elements formed on the substrate.
- a substrate 11 is provided and a first gate electrode 121 is formed thereon.
- the substrate 11 may comprise, for example, glass, quartz, plastic, or other flexible materials
- the first gate electrode 121 may comprise a thermostable metal material such as Ti, Cr or Mo, or a transparent conducting oxide.
- a gate insulating layer 13 is formed on the substrate 11 and the first gate electrode 121 .
- the gate insulating layer 13 comprises a bottom gate insulating layer 131 and a top gate insulating layer 132 .
- the bottom gate insulating layer 131 is disposed between the substrate 11 and the top gate insulating layer 132 .
- the bottom gate insulating layer 131 may comprise silicon nitride, and the top gate insulating layer 132 may comprise silicon oxide.
- an amorphous silicon layer 14 is formed on the gate insulating layer 13 .
- the amorphous silicon layer 14 is converted into the polysilicon layer 14 ′. Then, as shown in FIG. 5D , the polysilicon layer 14 ′ is patterned using a mask 21 comprising photoresist. The polysilicon layer 14 ′ is disposed corresponding to the first gate electrode 121 .
- the mask 21 (may be the one used to pattern the polysilicon layer 14 ′, or another mask 21 ) is used to perform n+ doping or p+ doping in the source region 141 and the drain region 142 , so the polysilicon layer 14 ′ could comprise the source region 141 , the drain region 142 and the channel region 143 , as shown in FIG. 5D .
- a second gate electrode 122 is formed on the gate insulating layer 13 using a metal material such as Cu or Al.
- a first insulating layer 15 is formed on the source region 141 , the drain region 142 , the channel region 143 and the second gate electrode 122 .
- the first insulating layer 15 comprises a first bottom insulating layer 151 and a first top insulating layer 152 .
- the first bottom insulating layer 151 is disposed between the gate insulating layer 13 and the first top insulating layer 152 .
- the first bottom insulating layer 151 may comprise silicon nitride, and the first top insulating layer 152 may comprise silicon oxide.
- a second active layer 16 is formed on the first insulating layer 15 to correspond to the second gate electrode 122 .
- the second active layer 16 may be a metal oxide layer, such as an IGZO layer.
- the first source electrode 171 , the first drain electrode 172 , the second source electrode 173 , the second drain electrode 174 , a second insulating layer 18 , and a pixel electrode 19 are formed using the process similar to that of Embodiment 1, and repeated description is omitted herein.
- the display device of the present embodiment comprises: a substrate 11 ; a first gate electrode 121 disposed on the substrate 11 ; a gate insulating layer 13 disposed on the substrate 11 and the first gate electrode 121 ; a first active layer (a polysilicon layer comprising a source region 141 , a drain region 142 and a channel region 143 ) disposed on the gate insulating layer 13 and corresponding to the first gate electrode 121 , wherein the first active layer is a polysilicon layer; a second gate electrode 122 disposed on the gate insulating layer 13 ; a first insulating layer 15 disposed on the first active layer and the second gate electrode 122 ; a second active layer 16 disposed on the first insulating layer 15 and corresponding to the second gate electrode 122 , wherein the second active layer 16 is a metal oxide layer (in the present embodiment, an IGZO layer); and a first source electrode 17
- the display device of the present embodiment comprises both the first transistor TFT 1 comprising a polysilicon layer as the first active layer and the second transistor TFT 2 comprising a metal oxide layer as the second active layer 16 .
- the main structure difference of the present embodiment from Embodiment 1 is that, in the present embodiment, the second gate electrode 122 is formed on the gate insulating layer 13 (as shown in FIG. 5H ), while in Embodiment 1, the second gate electrode 122 is formed under the gate insulating layer 13 (as shown in FIG. 2G ).
- the first gate electrode 121 may comprise a thermostable metal material, such as Ti, Cr or Mo, or a transparent conducting oxide to protect the first gate electrode 121 from being damaged by the laser process and reduce the thickness of the first gate electrode 121 .
- FIG. 6A is a cross-sectional view of a display device according to the present embodiment
- FIG. 6B is a top view showing some layers in the second transistor, in which the relationship among the second gate electrode 122 ′, the scan line 125 , the second active layer 16 , the second source electrode 173 , and the second drain electrode 174 is illustrated.
- the display device of the present embodiment is similar to Embodiment 3, except for the following differences.
- the second gate electrode 122 may comprise a metal material such as Cu or Al, as shown in FIG. 5H .
- the second gate electrode 122 ′ may comprise polysilicon. More specifically, during formation of the first active layer (i.e. the polysilicon layer comprising the source region 141 , the drain region 142 , and the channel region 143 ), polysilicon is further disposed in the area reserved for the second transistor TFT 2 and is doped into a n-type transistor, so as to form the second gate electrode 122 ′ of the present embodiment.
- a scan line 125 is also formed on the first insulating layer 15 .
- the scan line 125 electrically connects to the second gate electrode 122 ′ through a via 125 a.
- the display device of the present embodiment is structurally similar to Embodiment 1, except that structure and material of the second gate electrode 122 is different.
- FIGS. 7A to 7G are cross-sectional views of a display device according to the present embodiment showing the flow of elements formed on the substrate.
- a substrate 11 is provided and a first conducting layer 123 and a second conducting layer 124 are successively formed thereon.
- a first mask 21 comprising photoresist is formed in the area reserved for the first transistor TFT 1
- a second mask 22 is formed in the area reserved for the second transistor TFT 2 and the scan line SL.
- FIG. 7B the first conducting layer 123 and the second conducting layer 124 are etched. As shown in FIG.
- the masks 21 , 22 are ashed and the second conducting layer 124 in the areas reserved for the first transistor TFT 1 and the second transistor TFT 2 is removed by etching.
- the mask 22 is removed, the first gate electrode 121 and the second gate electrode (the first conducting layer 123 and the second conducting layer 124 disposed in the area of the second transistor TFT 2 ) of the present embodiment are obtained, as shown in FIG. 7D .
- the first gate electrode 121 comprises the first conducting layer 123
- the second gate electrode is formed by successively stacking the first conducting layer 123 and the second conducting layer 124 on the substrate 11 .
- the second conducting layer 124 partially covers the first conducting layer 123 .
- the second gate electrode in the area in the second transistor TFT 2 is formed by the first conducting layer 123
- the second gate electrode in the area of the scan line SL is formed by the first conducting layer 123 and the second conducting layer 124 .
- the first conducting layer 123 may comprise Ti, Cr, Mo or a transparent conducting oxide
- the second conducting layer 124 may comprise Cu, Al, Ti, Cr, Mo or a transparent conducting oxide.
- the first conducting layer 123 and the second conducting layer 124 of the second gate electrode could be a same material.
- the first active layer (the polysilicon layer comprising the source region 141 , the drain region 142 , and the channel region 143 ), the first insulating layer 15 , and the second active layer 16 are successively formed using the process similar to that of Embodiment 1.
- the second conducting layer 124 partially covers first conducting layer 123 , and the area of the first conducting layer 123 not covered by the second conducting layer 124 corresponds to the second active layer 16 .
- the first source electrode 171 , the first drain electrode 172 , the second source electrode 173 , and the second drain electrode 174 are formed using the process similar to that of Embodiment 1 but the material and structure are different.
- the first source electrode 171 , the first drain electrode 172 , the second source electrode 173 , and the second drain electrode 174 are formed by a third conducting layer comprising Ti, Cr, Mo or a transparent conducting oxide.
- a fourth conducting layer 175 may comprise, for example, Cu or Al, and partially covers at least one of the second source electrode 173 and the second drain electrode 174 .
- the fourth conducting layer 175 is formed on the second source electrode 173 and acts as a data line.
- FIG. 8A is a cross-sectional view of the display device of the present embodiment and FIG. 8B is a top view showing some layers in the second transistor, in which relationship among the second conducting layer 124 , the second active layer 16 , the second source electrode 173 , the second drain electrode 174 , and the fourth conducting layer 175 of the second gate electrode is illustrated.
- the present embodiment is similar to Embodiment 5 in terms of manufacturing process and configuration, except for the following differences.
- the second conducting layer 124 fully covers the first conducting layer 123 . This may be achieved using the process as explained in FIG. 3A to FIG. 3E associated with Embodiment 2.
- a fourth conducting layer 175 may comprise, for example, Cu or Al, partially covers the second source electrode 173 as described in Embodiment 5, and further partially covers the second drain electrode 174 .
- FIG. 9 is a cross-sectional view of a display device according to the present embodiment.
- the present embodiment and Embodiment 6 are similar in terms of manufacturing process and configuration, except that the fourth conducting layer 175 is formed on the second source electrode 173 and not on the second drain electrode 174 .
- FIG. 10 is a cross-sectional view of a display device according to the present embodiment.
- the present embodiment is similar to Embodiment 1 in terms of manufacturing process and configuration, except for the following differences.
- the first active layer may further comprise an amorphous silicon layer 145 and a doped amorphous silicon layer 146 .
- the amorphous silicon layer 145 and the doped amorphous silicon layer 146 are successively disposed in the source region 141 and drain region 142 of the polysilicon layer. Thereby, leakage current of the low-temperature polysilicon transistor can be minimized.
- FIG. 11 is a cross-sectional view of a display device according to the present embodiment.
- the present embodiment is similar to Embodiment 8 in terms of manufacturing process and configuration, except that the amorphous silicon layer 145 is further disposed in the channel region 143 of the polysilicon layer.
- the amorphous silicon layer 145 and the doped amorphous silicon layer 146 of any one of Embodiments 8 and 9 may be disposed on the display device of Embodiment 1, and may be also used in the display device of any one of Embodiments 1 to 7.
- a display device made as described in any of the Embodiments of the present disclosure as described previously may be integrated with a touch panel to form a touch display device.
- a display device or touch display device made as described in any of the Embodiments of the present disclosure as described previously may be applied to any electronic devices known in the art that need a display screen, such as displays, mobile phones, laptops, video cameras, still cameras, music players, mobile navigators, TV sets, and other electronic devices that display images.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
- This application claims the benefit of filing date of U.S. Provisional Application Ser. No. 62/319,965, filed Apr. 8, 2016 under 35 USC § 119(e)(1).
- This application claims the benefits of the Taiwan Patent Application Serial Number 105118719, filed on Jun. 15, 2016, the subject matter of which is incorporated herein by reference.
- This application is a continuation (CA) of U.S. patent application for “Display device”, U.S. application Ser. No. 15/460,331 filed Mar. 16, 2017, and the subject matter of which is incorporated herein by reference.
- The present disclosure relates to a display device, and more particularly to a display device that contains different types of transistors with active layers respectively comprising different semiconductor materials.
- With the continuous progress of display technology, the current trend is to make display panels as compact, thin and light as possible. Thin displays, such as liquid crystal display panels, organic light-emitting diode display panels or inorganic light-emitting diode display panels, have become dominant in the market instead of the predecessors based on cathode ray tubes. Thin displays are extensively applicable. For example, mobile phones, laptop computers, video cameras, cameras, music players, mobile navigators and V sets are just a few devices that use such a display panel.
- Liquid crystal display devices or organic light-emitting diode display devices have been popular in the market, and liquid crystal display devices are particularly well developed. However, increasing requirements of consumers to display quality of display devices, almost every dealer in this industry is investing in improving display quality. Therein, in addition to the transistor in the display region, the transistor used in the driving circuit of the gate electrode in the non-display region is also a factor having influence on the overall efficiency of a display device.
- If types of transistors used in the display region and the driving circuit of the gate electrode are different, complexity of the overall manufacturing process of the display device is increased (such as requiring increased repetitions of chemical vapor deposition). In view of this, the transistors used in the display region and the driving circuit of the gate electrode need to be structurally improved so as to simplify the manufacturing processes acid configurations without compromising desired propertied of transistors.
- A primary objective of the present disclosure is to provide a display, device that contains different types of transistors with active layers respectively comprising different semiconductor material.
- In one aspect of the present disclosure, the display device may comprise: a substrate; a first gate electrode and a second gate electrode disposed on the substrate; a gate insulating layer disposed on the substrate, the first gate electrode and the second gate electrode; a first active layer disposed on the gate insulating layer and corresponding to the first gate electrode, wherein the first active layer comprises a polysilicon layer; a first insulating layer disposed on the first active layer and the gate insulating layer; a second active layer disposed on the first insulating layer and corresponding to the second gate electrode, wherein the second active layer comprises a metal oxide layer; a first source electrode, a first drain electrode, a second source electrode, and a second drain electrode, wherein the first source electrode and the first drain electrode are disposed on the first insulating layer and electrically connect to the first active layer, and the second source electrode and the second drain electrode are disposed on the second active layer and electrically connect to the second active layer; in which the first gate electrode, the gate insulating layer, the first active layer, the first insulating layer; the first source electrode, and the first drain electrode form a first transistor, while the second gate electrode, the gate insulating layer, the first insulating layer, the second active layer, the second source electrode, and the second drain electrode form a second transistor; and a display medium layer disposed on the substrate.
- In another aspect of the present disclosure, the display device may comprise a substrate; a first gate electrode disposed on the substrate; a gate insulating layer disposed on the substrate and the first gate electrode; a first active layer disposed on the gate insulating layer and corresponding to the first gate electrode, wherein the first active layer comprises a polysilicon layer; a second gate electrode disposed on the gate insulating layer; a first insulating layer disposed on the first active layer and the second gate electrode; a second active layer disposed on the first insulating layer and corresponding to the second gate electrode, wherein the second active layer comprises a metal oxide layer; a first source electrode, a first drain electrode, a second source electrode, and a second drain electrode, wherein the first source electrode and the first drain electrode are disposed on the first insulating layer and electrically connect to the first active layer through a plurality of vias, while the second source electrode and the second drain electrode are disposed on the second active layer and electrically connect to the second active layer; wherein the first gate electrode, the gate insulating layer, the first active layer, the first insulating layer, the first source electrode, and the first drain electrode form a first transistor, while the second gate electrode, the first insulating layer, the second active layer, the second source electrode, and the second drain electrode form a second transistor; and a display medium layer disposed on the substrate.
- As stated previously, the disclosed display device comprises both the first transistor whose first active layer is a polysilicon layer and the second transistor whose second active layer is a metal oxide layer. Particularly, by adjusting the first and second active layers and the interlayer relation between the gate insulating layer and the first insulating layer, the elements of the substrate can be structurally simplified, and formation of the first and second transistors can be also simplified without compromising the desired properties of the first and second transistors.
- Other objects, advantages, and novel features of the present disclosure will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings.
-
FIG. 1A is a top view of a display device according toEmbodiment 1 of the present disclosure. -
FIG. 1B is a cross-sectional view of the display device according toEmbodiment 1 of the present disclosure. -
FIG. 2A toFIG. 2G are cross-sectional views of the display device according toEmbodiment 1 of the present disclosure showing the flow of elements formed on the substrate. -
FIG. 3A toFIG. 3E are cross-sectional views of a display device according to Embodiment 2 of the present disclosure showing the flow of elements formed on the substrate. -
FIG. 4 is a cross-sectional view of the display device according to Embodiment 2 of the present disclosure. -
FIG. 5A toFIG. 5H are cross-sectional views of a display device according to Embodiment 3 of the present disclosure showing the flow of elements formed on the substrate. -
FIG. 6A is a cross-sectional view of a display device according to Embodiment 4 of the present disclosure. -
FIG. 6B is a top view of the display device according to Embodiment 4 of the present disclosure showing some layers in the second transistor. -
FIG. 7A toFIG. 7G are cross-sectional views of a display device according to Embodiment 5 of the present disclosure showing the flow of elements formed on the substrate. -
FIG. 8A is a cross-sectional view of a display device according to Embodiment 6 of the present disclosure. -
FIG. 8B is a top view of the display device according to Embodiment 6 of the present disclosure showing some layers in the second transistor. -
FIG. 9 is a cross-sectional view of a display device according to Embodiment 7 of the present disclosure. -
FIG. 10 is a cross-sectional view of a display device according to Embodiment 8 of the present disclosure. -
FIG. 11 is a cross-sectional view of a display device according to Embodiment 9 of the present disclosure. - The following Embodiments when read with the accompanying drawings are made to clearly exhibit the above-mentioned and other technical contents, features and effects of the present disclosure. Through the exposition by means of the specific Embodiments, people would further understand the technical means and effects the present disclosure adopts to achieve the above-indicated objectives. Moreover, as the contents disclosed herein should be readily understood and can be implemented by a person skilled in the art, all equivalent changes or modifications which do not depart from the concept of the present disclosure should be encompassed by the appended claims.
- Furthermore, the ordinals recited in the specification and the claims such as “first”, “second” and so on are intended only to describe the elements claimed and imply or represent neither that the claimed elements have any preceding ordinals, nor that sequence between one claimed element and another claimed element or between steps of a manufacturing method. The use of these ordinals is merely to differentiate one claimed element having a certain designation from another claimed element having the same designation.
-
FIG. 1A andFIG. 1B are top and cross-sectional views of the display device of the present embodiment, respectively. Therein, the display device of the present embodiment comprises: afirst substrate 1; a second substrate 2 aligned with thefirst substrate 1; and a display medium layer 3 disposed between thefirst substrate 1 and the second substrate 2. Therein, display device may comprise: a display region AA; and a periphery region B outside the display region AA. Herein, the periphery region B is an area accommodating wiring, such as wiring of the driving circuit of the gate electrode, while the display region AA is an area comprising pixels distributed thereacross. The display medium may comprise liquid crystals (LC), organic light-emitting diodes (OLED), micro light-emitting diodes (micro LED), quantum dot (QD) or other display elements, and is not limited thereto. -
FIG. 2A toFIG. 2G are cross-sectional views of the display device according toEmbodiment 1 of the present disclosure showing the flow of elements formed on the substrate, e.g. on thefirst substrate 1. First, as shown inFIG. 2A , asubstrate 11 is provided and then afirst gate electrode 121 and asecond gate electrode 122 are formed on thesubstrate 11. Herein, thesubstrate 11 may comprise, for example, glass, quartz, plastic or other flexible materials, and thefirst gate electrode 121 and thesecond gate electrode 122 may comprise a metal material, such as Cu or Al. Afterward, agate insulating layer 13 is formed on thesubstrate 11, thefirst gate electrode 121, and thesecond gate electrode 122. In the present embodiment, thegate insulating layer 13 comprises a bottomgate insulating layer 131 and a topgate insulating layer 132. The bottomgate insulating layer 131 is disposed between thesubstrate 11 and the topgate insulating layer 132, and the bottomgate insulating layer 131 may comprise silicon nitride. The topgate insulating layer 132 may comprise silicon oxide. Then, anamorphous silicon layer 14 is formed on thegate insulating layer 13. - As shown in
FIG. 2B , through a laser sintering process and a channel doping process, theamorphous silicon layer 14 is converted into apolysilicon layer 14′, Then, as shown inFIG. 2C , amask 21 comprising photoresist is used to pattern thepolysilicon layer 14′. The formedpolysilicon layer 14′ corresponds to thefirst gate electrode 121. Afterward, as shown inFIG. 2D , anothermask 21′ is used to perform n+ doping or p+ doping process, so as to convert thepolysilicon layer 14′ ofFIG. 2C into adoped source region 141 and a dopeddrain region 142 inFIG. 2D . Therein, thechannel region 143 is disposed between thesource region 141 and thedrain region 142. - After removal of the
mask 21′, as shown inFIG. 2E , a first insulatinglayer 15 is formed on the first active layer (thepolysilicon layer 14′ as shown inFIG. 2C comprises thesource region 141, thedrain region 142, and the channel region 143) and thegate insulating layer 13. In the present embodiment, the first insulatinglayer 15 comprises a firstbottom insulating layer 151 and a first top insulatinglayer 152. The firstbottom insulating layer 151 is disposed between thegate insulating layer 13 and the first top insulatinglayer 152. Therein, the firstbottom insulating layer 151 may comprise silicon nitride, and the first top insulatinglayer 152 may comprise silicon oxide. Afterward, a patterned secondactive layer 16 is formed on the first insulatinglayer 15 to correspond to thesecond gate electrode 122. Therein, the secondactive layer 16 may be a metal oxide layer, such as an IGZO layer. - As shown in
FIG. 2F , afirst source electrode 171, afirst drain electrode 172, asecond source electrode 173, and asecond drain electrode 174 are formed on the first active layer (i.e. thepolysilicon layer 14′ as shown inFIG. 2C comprises thesource region 141, thedrain region 142, and the channel region 143), the first insulatinglayer 15, and the secondactive layer 16. Thefirst source electrode 171, thefirst drain electrode 172, 1.5 thesecond source electrode 173, and thesecond drain electrode 174 may comprise a metal material, for example, Cu or Al. Therein, thefirst source electrode 171 and thefirst drain electrode 172 are disposed on the first insulatinglayer 15 and electrically connect to thesource region 141 and thedrain region 142 of the polysilicon layer 14 (referring toFIG. 2C ) throughvias second source electrode 173 and thesecond drain electrode 174 are disposed on the secondactive layer 16 and electrically connect to the secondactive layer 16. - Then, as shown in
FIG. 2C a second insulatinglayer 18 is formed on thefirst source electrode 171, thefirst drain electrode 172, thesecond source electrode 173, and thesecond drain electrode 174. Then apixel electrode 19 is formed on the second insulatinglayer 18. Thepixel electrode 19 electrically connects to thesecond drain electrode 174 through acontact hole 19 a. Herein, the second insulatinglayer 18 may have a single-layer structure comprising silicon oxide, or have a double-layer structure comprising a lower silicon oxide layer and an upper silicon nitride layer, or have a multi-layer structure including the foregoing double-layer structure and an additional organic material layer stacked thereon. In addition, thepixel electrode 19 may comprise a transparent conducting oxide, such as ITO or IZO. - Through the process described above, elements are formed on the
substrate 11. As shown inFIG. 2G , the display device of the present embodiment comprising: asubstrate 11; afirst gate electrode 121 and asecond gate electrode 122 disposed on thesubstrate 11; agate insulating layer 13 disposed on thesubstrate 11, thefirst gate electrode 121 and thesecond gate electrode 122; a first active layer (apolysilicon layer 14′ as shown inFIG. 2C comprises the source region 141, the drain region 142, and the channel region 143) disposed on the gate insulating layer 13 and corresponding to the first gate electrode 121, wherein the first active layer comprises a polysilicon layer; a first insulating layer 15 disposed on the first active layer and the gate insulating layer 13; a second active layer 16 disposed on the first insulating layer 15 and corresponding to the second gate electrode 122, wherein the second active layer 16 comprises a metal oxide layer (in the present embodiment an IGZO layer); and a first source electrode 171, a first drain electrode 172, a second source electrode 173, and a second drain electrode 174, wherein the first source electrode 171 and the first drain electrode 172 are disposed on the first insulating layer 15 and electrically connect to the source region 141 and the drain region 142 of the first active layer through vias 171 a, 172 a, respectively, and the second source electrode 173 and the second drain electrode 174 are disposed on the second active layer 16 and electrically connect to the second active layer 16; wherein, the first gate electrode 121, the gate insulating layer 13, the first active layer, the first insulating layer 15, the first source electrode 171, and the first drain electrode 172 form a first transistor TFT1, while the second gate electrode 122, the gate insulating layer 13, the first insulating layer 15, the second active layer 16, the second source electrode 173, and the second drain electrode 174 form a second transistor TFT2. - In the present embodiment, the display device comprises both the first transistor TFT1 comprising a polysilicon layer as the first active layer and the second transistor TFT2 comprising a metal oxide layer as the second
active layer 16. Particularly, in the present embodiment, by adjusting the interlayer relationship between the first active layer, the secondactive layer 16, thegate insulating layer 13, or the first insulatinglayer 15, the manufacturing process can be simplified and interference between the processes for forming the low-temperature polysilicon transistor (i.e. the first transistor TFT1) and for forming the metal oxide (such as IGZO) transistor (i.e. the second transistor TFT2) can be decreased. Also, structure of the transistors on thesubstrate 11 of the obtaining display device can be simplified. - Furthermore, a thickness of the insulating layer between the
second gate electrode 122 and the secondactive layer 16 is larger in the second transistor TFT2. In other words, a distance H1 between thefirst gate electrode 121 and the first active layer (thepolysilicon layer 14′ as shown inFIG. 2C ) in the first transistor TFT1 is smaller than a distance H2 between thesecond gate electrode 122 and the secondactive layer 16 in the second transistor TFT2. - In addition, since the first transistor TFT1 and the second transistor TFT2 both are transistors with a bottom gate structure, a shielding layer does not required to be disposed on the
substrate 11, thereby simplifying manufacturing process and structure of transistors. - Particularly, in the display device of the present embodiment, as shown in
FIG. 2G , thegate insulating layer 13 comprises a bottomgate insulating layer 131 and a topgate insulating layer 132. The bottomgate insulating layer 131 is disposed between thesubstrate 11 and the topgate insulating layer 132. The bottomgate insulating layer 131 may comprise silicon nitride, and the topgate insulating layer 132 may comprise silicon oxide. In addition, the first insulatinglayer 15 comprises a firstbottom insulating layer 151 and a first top insulatinglayer 152. The firstbottom insulating layer 151 is disposed between thegate insulating layer 13 and the first top insulatinglayer 152. The firstbottom insulating layer 151 may comprise silicon nitride, and the first top insulatinglayer 152 may comprise silicon oxide. Therefore, in the display device of the present embodiment, the first active layer (thepolysilicon layer 14 as shown inFIG. 2C may comprise a polysilicon material, and thepolysilicon layer 14′ comprises thesource region 141, thedrain region 142, and the channel region 143) is covered by the firstbottom insulating layer 151 comprising silicon nitride, so is able to maintain the properties of a low-temperature polysilicon transistor. The secondactive layer 16 comprising a metal oxide (such as IGZO) layer is disposed on the first top insulatinglayer 152 comprising silicon oxide, so is able to maintain the properties of a metal oxide transistor. - In addition, as shown in
FIG. 1A ,FIG. 1B andFIG. 2G in the display device of the present embodiment, the first transistor TFT1 is disposed in the periphery region B as a wiring switch, and the second transistor TFT2 is disposed in the display region AA as a switch for thepixel electrode 19. In other embodiment, the first transistor TFT1 and the second transistor TFT2 could both be disposed in the periphery region B or the display region AA. - In
Embodiment 1, as shown inFIG. 2G , thefirst gate electrode 121 and thesecond gate electrode 122 may comprise a same material, which may be Cu or Al. The display device of the present embodiment is structurally similar toEmbodiment 1, except that thefirst gate electrode 121 and thesecond gate electrode 122 may comprise different structures and different materials. -
FIGS. 3A to 3E are cross-sectional views of the display device of the present embodiment showing the first gate electrode and the second gate electrode formed on the substrate. First, as shown inFIG. 3A , asubstrate 11 is provided and afirst conducting layer 123 and asecond conducting layer 124 are successively formed thereon. Afterward, by using a halftone mask, for example, afirst mask 21 comprising photoresist is formed in the area reserved for the first transistor TFT1, and asecond mask 22 comprising photoresist is formed in the area reserved for the second transistor TFT2. Then, as shown inFIG. 3B , thefirst conducting layer 123 and thesecond conducting layer 124 are etched. Themasks FIG. 3C . Afterward, thesecond conducting layer 124 in the area reserved for the first transistor TFT1 is removed by etching, as shown inFIG. 3D . At last, themask 22 is removed so as to form thefirst gate electrode 121 and thesecond gate electrode 122 of the present embodiment. - After formation of the
first gate electrode 121 and thesecond gate electrode 122, the rest of the process for making the transistor is similar to that of Embodiment 1 (as shown inFIG. 2A toFIG. 2G ), and thus repeated description is omitted herein. - After the process described above, the display device of the present embodiment is obtained. As shown in
FIG. 4 , the display device of the present embodiment is different fromEmbodiment 1 because thefirst gate electrode 121 comprises afirst conducting layer 123, and thesecond gate electrode 122 is formed by successively stacking thefirst conducting layer 123 and asecond conducting layer 124 on thesubstrate 11. Thesecond conducting layer 124 fully covers thefirst conducting layer 123. In the present embodiment, thefirst conducting layer 123 may comprise a thermostable metal material such as Ti, Cr or Mo or a transparent conducting oxide such as ITO or IZO. This is to prevent damage of thefirst gate electrode 121 from the subsequent laser process for forming polysilicon. Thesecond conducting layer 124 may similarly comprise a thermostable metal material such as Ti, Cr or Mo or a transparent conducting oxide, or it may comprise a metal material such as Cu or Al. - Thus, in the present embodiment, since the
first gate electrode 121 is formed by thefirst conducting layer 123, a thickness can be reduced so that thefirst gate electrode 121 is thinner than thesecond gate electrode 122. Meanwhile, since thefirst conducting layer 123 may comprise a thermostable metal material or a transparent conducting oxide, thefirst gate electrode 121 is protected from being damaged by the subsequent laser process. - The display device of the present embodiment is different from
Embodiment 1 due to different elements on thesubstrate 11.FIG. 5A toFIG. 5H are cross-sectional views of a display device according to the present embodiment showing the flow of elements formed on the substrate. First, as shown inFIG. 5A , asubstrate 11 is provided and afirst gate electrode 121 is formed thereon. Herein, thesubstrate 11 may comprise, for example, glass, quartz, plastic, or other flexible materials, and thefirst gate electrode 121 may comprise a thermostable metal material such as Ti, Cr or Mo, or a transparent conducting oxide. - As shown in
FIG. 5B , agate insulating layer 13 is formed on thesubstrate 11 and thefirst gate electrode 121. In the present embodiment, thegate insulating layer 13 comprises a bottomgate insulating layer 131 and a topgate insulating layer 132. The bottomgate insulating layer 131 is disposed between thesubstrate 11 and the topgate insulating layer 132. The bottomgate insulating layer 131 may comprise silicon nitride, and the topgate insulating layer 132 may comprise silicon oxide. Afterward, anamorphous silicon layer 14 is formed on thegate insulating layer 13. - As shown in
FIG. 5C , through a laser sintering process and a channel doping process, theamorphous silicon layer 14 is converted into thepolysilicon layer 14′. Then, as shown inFIG. 5D , thepolysilicon layer 14′ is patterned using amask 21 comprising photoresist. Thepolysilicon layer 14′ is disposed corresponding to thefirst gate electrode 121. Then the mask 21 (may be the one used to pattern thepolysilicon layer 14′, or another mask 21) is used to perform n+ doping or p+ doping in thesource region 141 and thedrain region 142, so thepolysilicon layer 14′ could comprise thesource region 141, thedrain region 142 and thechannel region 143, as shown inFIG. 5D . - After removal of the
mask 21, as shown inFIG. 5E , asecond gate electrode 122 is formed on thegate insulating layer 13 using a metal material such as Cu or Al. Then, as shown inFIG. 5F , a first insulatinglayer 15 is formed on thesource region 141, thedrain region 142, thechannel region 143 and thesecond gate electrode 122. In the present embodiment, the first insulatinglayer 15 comprises a firstbottom insulating layer 151 and a first top insulatinglayer 152. The firstbottom insulating layer 151 is disposed between thegate insulating layer 13 and the first top insulatinglayer 152. Therein, the firstbottom insulating layer 151 may comprise silicon nitride, and the first top insulatinglayer 152 may comprise silicon oxide. Afterward, a secondactive layer 16 is formed on the first insulatinglayer 15 to correspond to thesecond gate electrode 122. Therein, the secondactive layer 16 may be a metal oxide layer, such as an IGZO layer. - As shown in
FIG. 5G andFIG. 5H , thefirst source electrode 171, thefirst drain electrode 172, thesecond source electrode 173, thesecond drain electrode 174, a second insulatinglayer 18, and apixel electrode 19 are formed using the process similar to that ofEmbodiment 1, and repeated description is omitted herein. - Through the process described above, formation of the elements on the
substrate 11 is achieved. As shown inFIG. 5H , the display device of the present embodiment comprises: a substrate 11; a first gate electrode 121 disposed on the substrate 11; a gate insulating layer 13 disposed on the substrate 11 and the first gate electrode 121; a first active layer (a polysilicon layer comprising a source region 141, a drain region 142 and a channel region 143) disposed on the gate insulating layer 13 and corresponding to the first gate electrode 121, wherein the first active layer is a polysilicon layer; a second gate electrode 122 disposed on the gate insulating layer 13; a first insulating layer 15 disposed on the first active layer and the second gate electrode 122; a second active layer 16 disposed on the first insulating layer 15 and corresponding to the second gate electrode 122, wherein the second active layer 16 is a metal oxide layer (in the present embodiment, an IGZO layer); and a first source electrode 171, a first drain electrode 172, a second source electrode 173, and a second drain electrode 174, wherein the first source electrode 171 and the first drain electrode 172 are disposed on the first insulating layer 15 and electrically connect to the source region 141 and the drain region 142 of the first active layer through vias 171 a, 172 a, respectively, while the second source electrode 173 and the second drain electrode 174 are disposed on the second active layer 16 and electrically connect to the second active layer 16. Therein, thefirst gate electrode 121, thegate insulating layer 13, the first active layer (thepolysilicon layer 14′, referring toFIG. 5C ), the first insulatinglayer 15, thefirst source electrode 171, and thefirst drain electrode 172 form a first transistor TFT1, and thesecond gate electrode 122, the first insulatinglayer 15, the secondactive layer 16, thesecond source electrode 173, and thesecond drain electrode 174 form a second transistor TFT2. - Similar to the display device of
Embodiment 1, the display device of the present embodiment comprises both the first transistor TFT1 comprising a polysilicon layer as the first active layer and the second transistor TFT2 comprising a metal oxide layer as the secondactive layer 16. The main structure difference of the present embodiment fromEmbodiment 1 is that, in the present embodiment, thesecond gate electrode 122 is formed on the gate insulating layer 13 (as shown inFIG. 5H ), while inEmbodiment 1, thesecond gate electrode 122 is formed under the gate insulating layer 13 (as shown inFIG. 2G ). Another structural difference between the present embodiment andEmbodiment 1 is that, in the present embodiment, thefirst gate electrode 121 may comprise a thermostable metal material, such as Ti, Cr or Mo, or a transparent conducting oxide to protect thefirst gate electrode 121 from being damaged by the laser process and reduce the thickness of thefirst gate electrode 121. -
FIG. 6A is a cross-sectional view of a display device according to the present embodiment,FIG. 6B is a top view showing some layers in the second transistor, in which the relationship among thesecond gate electrode 122′, thescan line 125, the secondactive layer 16, thesecond source electrode 173, and thesecond drain electrode 174 is illustrated. The display device of the present embodiment is similar to Embodiment 3, except for the following differences. - In Embodiment 3, the
second gate electrode 122 may comprise a metal material such as Cu or Al, as shown inFIG. 5H . However, in the present embodiment, thesecond gate electrode 122′ may comprise polysilicon. More specifically, during formation of the first active layer (i.e. the polysilicon layer comprising thesource region 141, thedrain region 142, and the channel region 143), polysilicon is further disposed in the area reserved for the second transistor TFT2 and is doped into a n-type transistor, so as to form thesecond gate electrode 122′ of the present embodiment. - Moreover, in the present embodiment, when the
first source electrode 171, thefirst drain electrode 172, thesecond source electrode 173, and thesecond drain electrode 174 are formed, ascan line 125 is also formed on the first insulatinglayer 15. Thescan line 125 electrically connects to thesecond gate electrode 122′ through a via 125 a. - The display device of the present embodiment is structurally similar to
Embodiment 1, except that structure and material of thesecond gate electrode 122 is different. -
FIGS. 7A to 7G are cross-sectional views of a display device according to the present embodiment showing the flow of elements formed on the substrate. First, as shown inFIG. 7A , asubstrate 11 is provided and afirst conducting layer 123 and asecond conducting layer 124 are successively formed thereon. Afterward, by using a half tone mask, afirst mask 21 comprising photoresist is formed in the area reserved for the first transistor TFT1, and asecond mask 22 is formed in the area reserved for the second transistor TFT2 and the scan line SL. Then, as shown inFIG. 7B , thefirst conducting layer 123 and thesecond conducting layer 124 are etched. As shown inFIG. 7C , themasks second conducting layer 124 in the areas reserved for the first transistor TFT1 and the second transistor TFT2 is removed by etching. At last, themask 22 is removed, thefirst gate electrode 121 and the second gate electrode (thefirst conducting layer 123 and thesecond conducting layer 124 disposed in the area of the second transistor TFT2) of the present embodiment are obtained, as shown inFIG. 7D . - In the present embodiment, the
first gate electrode 121 comprises thefirst conducting layer 123, and the second gate electrode is formed by successively stacking thefirst conducting layer 123 and thesecond conducting layer 124 on thesubstrate 11. Thesecond conducting layer 124 partially covers thefirst conducting layer 123. Therein, the second gate electrode in the area in the second transistor TFT2 is formed by thefirst conducting layer 123, and the second gate electrode in the area of the scan line SL is formed by thefirst conducting layer 123 and thesecond conducting layer 124. Thefirst conducting layer 123 may comprise Ti, Cr, Mo or a transparent conducting oxide, and thesecond conducting layer 124 may comprise Cu, Al, Ti, Cr, Mo or a transparent conducting oxide. In other embodiment, thefirst conducting layer 123 and thesecond conducting layer 124 of the second gate electrode could be a same material. - As shown in
FIG. 7D andFIG. 7E , after formation of thefirst gate electrode 121 and the second gate electrode, the first active layer (the polysilicon layer comprising thesource region 141, thedrain region 142, and the channel region 143), the first insulatinglayer 15, and the secondactive layer 16 are successively formed using the process similar to that ofEmbodiment 1. Therein, thesecond conducting layer 124 partially covers first conductinglayer 123, and the area of thefirst conducting layer 123 not covered by thesecond conducting layer 124 corresponds to the secondactive layer 16. - Afterward, as shown in
FIG. 7F , thefirst source electrode 171, thefirst drain electrode 172, thesecond source electrode 173, and thesecond drain electrode 174 are formed using the process similar to that ofEmbodiment 1 but the material and structure are different. In the present embodiment, thefirst source electrode 171, thefirst drain electrode 172, thesecond source electrode 173, and thesecond drain electrode 174 are formed by a third conducting layer comprising Ti, Cr, Mo or a transparent conducting oxide. Afourth conducting layer 175 may comprise, for example, Cu or Al, and partially covers at least one of thesecond source electrode 173 and thesecond drain electrode 174. In the present embodiment, thefourth conducting layer 175 is formed on thesecond source electrode 173 and acts as a data line. - At last, as shown in
FIG. 7G , by using the process similar to that ofEmbodiment 1, the second insulatinglayer 18 and thepixel electrode 19 are formed, thereby formation of the elements on thepresent embodiment substrate 11 is completed. -
FIG. 8A is a cross-sectional view of the display device of the present embodiment andFIG. 8B is a top view showing some layers in the second transistor, in which relationship among thesecond conducting layer 124, the secondactive layer 16, thesecond source electrode 173, thesecond drain electrode 174, and thefourth conducting layer 175 of the second gate electrode is illustrated. The present embodiment is similar to Embodiment 5 in terms of manufacturing process and configuration, except for the following differences. - First, in the area of the second transistor TFT2, the
second conducting layer 124 fully covers thefirst conducting layer 123. This may be achieved using the process as explained inFIG. 3A toFIG. 3E associated with Embodiment 2. In addition, in the area of the second transistor TFT2, afourth conducting layer 175 may comprise, for example, Cu or Al, partially covers thesecond source electrode 173 as described in Embodiment 5, and further partially covers thesecond drain electrode 174. -
FIG. 9 is a cross-sectional view of a display device according to the present embodiment. The present embodiment and Embodiment 6 are similar in terms of manufacturing process and configuration, except that thefourth conducting layer 175 is formed on thesecond source electrode 173 and not on thesecond drain electrode 174. -
FIG. 10 is a cross-sectional view of a display device according to the present embodiment. The present embodiment is similar toEmbodiment 1 in terms of manufacturing process and configuration, except for the following differences. - In the display device of the present embodiment, on the first transistor TFT1, the first active layer may further comprise an
amorphous silicon layer 145 and a dopedamorphous silicon layer 146. Theamorphous silicon layer 145 and the dopedamorphous silicon layer 146 are successively disposed in thesource region 141 and drainregion 142 of the polysilicon layer. Thereby, leakage current of the low-temperature polysilicon transistor can be minimized. -
FIG. 11 is a cross-sectional view of a display device according to the present embodiment. The present embodiment is similar to Embodiment 8 in terms of manufacturing process and configuration, except that theamorphous silicon layer 145 is further disposed in thechannel region 143 of the polysilicon layer. - The
amorphous silicon layer 145 and the dopedamorphous silicon layer 146 of any one of Embodiments 8 and 9 may be disposed on the display device ofEmbodiment 1, and may be also used in the display device of any one ofEmbodiments 1 to 7. - In addition, a display device made as described in any of the Embodiments of the present disclosure as described previously may be integrated with a touch panel to form a touch display device. Moreover, a display device or touch display device made as described in any of the Embodiments of the present disclosure as described previously may be applied to any electronic devices known in the art that need a display screen, such as displays, mobile phones, laptops, video cameras, still cameras, music players, mobile navigators, TV sets, and other electronic devices that display images.
- While the above Embodiments are provided for illustrating the concept of the present disclosure, it is to be understood that these Embodiments in no way limit the scope of the present disclosure which is defined solely by the appended claims.
Claims (19)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/217,736 US20190115373A1 (en) | 2016-04-08 | 2018-12-12 | Display device |
US17/400,530 US12002819B2 (en) | 2016-04-08 | 2021-08-12 | Display device |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662319965P | 2016-04-08 | 2016-04-08 | |
TW105118719A TWI606283B (en) | 2016-04-08 | 2016-06-15 | Display device |
TW105118719 | 2016-06-15 | ||
US15/460,331 US10192898B2 (en) | 2016-04-08 | 2017-03-16 | Display device including hybrid types of transistors |
US16/217,736 US20190115373A1 (en) | 2016-04-08 | 2018-12-12 | Display device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/460,331 Continuation US10192898B2 (en) | 2016-04-08 | 2017-03-16 | Display device including hybrid types of transistors |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/400,530 Continuation US12002819B2 (en) | 2016-04-08 | 2021-08-12 | Display device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20190115373A1 true US20190115373A1 (en) | 2019-04-18 |
Family
ID=59998867
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/460,331 Active US10192898B2 (en) | 2016-04-08 | 2017-03-16 | Display device including hybrid types of transistors |
US16/217,736 Abandoned US20190115373A1 (en) | 2016-04-08 | 2018-12-12 | Display device |
US16/220,634 Active US10586815B2 (en) | 2016-04-08 | 2018-12-14 | Display device having different types of transistors |
US17/400,530 Active 2037-11-28 US12002819B2 (en) | 2016-04-08 | 2021-08-12 | Display device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/460,331 Active US10192898B2 (en) | 2016-04-08 | 2017-03-16 | Display device including hybrid types of transistors |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/220,634 Active US10586815B2 (en) | 2016-04-08 | 2018-12-14 | Display device having different types of transistors |
US17/400,530 Active 2037-11-28 US12002819B2 (en) | 2016-04-08 | 2021-08-12 | Display device |
Country Status (1)
Country | Link |
---|---|
US (4) | US10192898B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110299322A (en) * | 2019-07-03 | 2019-10-01 | 京东方科技集团股份有限公司 | A kind of display base plate and preparation method thereof, display device |
CN110854077A (en) * | 2019-10-29 | 2020-02-28 | 深圳市华星光电半导体显示技术有限公司 | Display panel and manufacturing method thereof |
US12002819B2 (en) | 2016-04-08 | 2024-06-04 | Innolux Corporation | Display device |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102583770B1 (en) * | 2016-09-12 | 2023-10-06 | 삼성디스플레이 주식회사 | Memory transistor and display apparatus having the same |
US10361226B2 (en) * | 2017-07-12 | 2019-07-23 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Array substrate, manufacturing method for the same and display panel |
KR20200121953A (en) * | 2019-04-16 | 2020-10-27 | 삼성디스플레이 주식회사 | Display device |
US11404316B2 (en) * | 2019-12-27 | 2022-08-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | System, device and methods of manufacture |
CN113053802A (en) | 2019-12-27 | 2021-06-29 | 台湾积体电路制造股份有限公司 | Method for forming semiconductor device |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070040172A1 (en) * | 2005-08-17 | 2007-02-22 | Kabushiki Kaisha Kobe Seiko Sho (Kobe Steel, Ltd.) | Source/drain electrodes, thin-film transistor substrates, manufacture methods thereof, and display devices |
US20090302319A1 (en) * | 2008-06-04 | 2009-12-10 | Samsung Electronics Co., Ltd. | Organic light emitting diode display and method for manufacturing the same |
US20100308325A1 (en) * | 2009-06-04 | 2010-12-09 | Fujifilm Corporation | Method of manufacturing field-effect transistor, field-effect transistor, display device and electromagnetic wave detector |
US20110012105A1 (en) * | 2009-07-17 | 2011-01-20 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US20150123115A1 (en) * | 2012-04-16 | 2015-05-07 | Korea Electronics Technology Institute | Method for producing an oxide film using a low temperature process, an oxide film and an electronic device thereof |
US20160211308A1 (en) * | 2015-01-15 | 2016-07-21 | Samsung Display Co., Ltd. | Organic light emitting diode display |
US20160211307A1 (en) * | 2015-01-16 | 2016-07-21 | Samsung Display Co., Ltd. | Organic light emitting diode display |
US10192898B2 (en) * | 2016-04-08 | 2019-01-29 | Innolux Corporation | Display device including hybrid types of transistors |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3961044B2 (en) * | 1996-05-14 | 2007-08-15 | シャープ株式会社 | Electronic circuit equipment |
KR100743103B1 (en) | 2001-06-22 | 2007-07-27 | 엘지.필립스 엘시디 주식회사 | Electro Luminescence Panel |
US20050170643A1 (en) * | 2004-01-29 | 2005-08-04 | Semiconductor Energy Laboratory Co., Ltd. | Forming method of contact hole, and manufacturing method of semiconductor device, liquid crystal display device and EL display device |
KR20070081829A (en) | 2006-02-14 | 2007-08-20 | 삼성전자주식회사 | Organic light emitting diode display and method for manufacturing the same |
JP5317392B2 (en) * | 2006-04-06 | 2013-10-16 | 三菱電機株式会社 | Decoding circuit and display device |
TWI386886B (en) * | 2008-02-20 | 2013-02-21 | Tpo Displays Corp | Systems for displaying images |
WO2009144870A1 (en) * | 2008-05-28 | 2009-12-03 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
US9985055B2 (en) * | 2013-10-09 | 2018-05-29 | Sharp Kabushiki Kaisha | Semiconductor device and method for manufacturing same |
KR102308621B1 (en) * | 2014-07-15 | 2021-10-05 | 삼성디스플레이 주식회사 | Thin film transistor array panel and method of manufacturing the same |
CN104183608B (en) * | 2014-09-02 | 2017-05-03 | 深圳市华星光电技术有限公司 | TFT backplane structure and manufacturing method thereof |
US10269832B2 (en) * | 2014-10-10 | 2019-04-23 | Joled Inc. | Thin film transistor substrate, method for manufacturing thin film transistor substrate, and display panel |
CN105489615B (en) * | 2016-01-13 | 2019-03-08 | 深圳市华星光电技术有限公司 | Thin-film transistor array base-plate and its manufacturing method for AMOLED |
KR102632616B1 (en) * | 2016-06-27 | 2024-02-02 | 삼성디스플레이 주식회사 | Display device |
-
2017
- 2017-03-16 US US15/460,331 patent/US10192898B2/en active Active
-
2018
- 2018-12-12 US US16/217,736 patent/US20190115373A1/en not_active Abandoned
- 2018-12-14 US US16/220,634 patent/US10586815B2/en active Active
-
2021
- 2021-08-12 US US17/400,530 patent/US12002819B2/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070040172A1 (en) * | 2005-08-17 | 2007-02-22 | Kabushiki Kaisha Kobe Seiko Sho (Kobe Steel, Ltd.) | Source/drain electrodes, thin-film transistor substrates, manufacture methods thereof, and display devices |
US20090302319A1 (en) * | 2008-06-04 | 2009-12-10 | Samsung Electronics Co., Ltd. | Organic light emitting diode display and method for manufacturing the same |
US20100308325A1 (en) * | 2009-06-04 | 2010-12-09 | Fujifilm Corporation | Method of manufacturing field-effect transistor, field-effect transistor, display device and electromagnetic wave detector |
US20110012105A1 (en) * | 2009-07-17 | 2011-01-20 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US20150123115A1 (en) * | 2012-04-16 | 2015-05-07 | Korea Electronics Technology Institute | Method for producing an oxide film using a low temperature process, an oxide film and an electronic device thereof |
US20160211308A1 (en) * | 2015-01-15 | 2016-07-21 | Samsung Display Co., Ltd. | Organic light emitting diode display |
US20160211307A1 (en) * | 2015-01-16 | 2016-07-21 | Samsung Display Co., Ltd. | Organic light emitting diode display |
US10192898B2 (en) * | 2016-04-08 | 2019-01-29 | Innolux Corporation | Display device including hybrid types of transistors |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US12002819B2 (en) | 2016-04-08 | 2024-06-04 | Innolux Corporation | Display device |
CN110299322A (en) * | 2019-07-03 | 2019-10-01 | 京东方科技集团股份有限公司 | A kind of display base plate and preparation method thereof, display device |
US11315963B2 (en) | 2019-07-03 | 2022-04-26 | Boe Technology Group Co., Ltd. | Display substrate and method for preparing the same, and display device |
CN110854077A (en) * | 2019-10-29 | 2020-02-28 | 深圳市华星光电半导体显示技术有限公司 | Display panel and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
US20170294460A1 (en) | 2017-10-12 |
US20190172853A1 (en) | 2019-06-06 |
US10586815B2 (en) | 2020-03-10 |
US20210375954A1 (en) | 2021-12-02 |
US10192898B2 (en) | 2019-01-29 |
US12002819B2 (en) | 2024-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US12002819B2 (en) | Display device | |
US11482624B2 (en) | Semiconductor device | |
US9423657B2 (en) | TFT arrangement for display device | |
US7417249B2 (en) | Semiconductor device having a wiring including an aluminum carbon alloy and titanium or molybdenum | |
TWI606283B (en) | Display device | |
KR20090096357A (en) | Thin film transistor, manufacturing method thereof, display device, and manufacturing method thereof | |
US9263508B2 (en) | Display panel and system for displaying images utilizing the same | |
KR20090097131A (en) | Thin film transistor, manufacturing method thereof, display device, and manufacturing method thereof | |
US20170294459A1 (en) | Display device | |
KR20190076094A (en) | Display device and method for manufacturing the same | |
CN117337084A (en) | Display substrate, preparation method thereof and display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INNOLUX CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, KUAN-FENG;REEL/FRAME:047756/0623 Effective date: 20170313 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |