US20190067435A1 - Nanowire device with reduced parasitics - Google Patents
Nanowire device with reduced parasitics Download PDFInfo
- Publication number
- US20190067435A1 US20190067435A1 US16/171,061 US201816171061A US2019067435A1 US 20190067435 A1 US20190067435 A1 US 20190067435A1 US 201816171061 A US201816171061 A US 201816171061A US 2019067435 A1 US2019067435 A1 US 2019067435A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor
- layers
- gate
- region
- fin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000002070 nanowire Substances 0.000 title claims abstract description 62
- 230000003071 parasitic effect Effects 0.000 title abstract description 20
- 229910052751 metal Inorganic materials 0.000 claims abstract description 29
- 239000002184 metal Substances 0.000 claims abstract description 29
- 239000007943 implant Substances 0.000 claims abstract description 24
- 238000002955 isolation Methods 0.000 claims abstract description 21
- 239000004065 semiconductor Substances 0.000 claims description 49
- 238000000034 method Methods 0.000 claims description 35
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 20
- 238000005530 etching Methods 0.000 claims description 18
- 239000002019 doping agent Substances 0.000 claims description 17
- 238000000151 deposition Methods 0.000 claims description 14
- 229910052710 silicon Inorganic materials 0.000 claims description 10
- 239000010703 silicon Substances 0.000 claims description 10
- 238000004519 manufacturing process Methods 0.000 claims description 7
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical group [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 4
- 230000001590 oxidative effect Effects 0.000 claims description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 2
- 229910052799 carbon Inorganic materials 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 90
- 230000015572 biosynthetic process Effects 0.000 description 10
- 125000006850 spacer group Chemical group 0.000 description 10
- 239000000758 substrate Substances 0.000 description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 230000008021 deposition Effects 0.000 description 7
- 238000002513 implantation Methods 0.000 description 5
- 239000000463 material Substances 0.000 description 5
- 230000003647 oxidation Effects 0.000 description 5
- 238000007254 oxidation reaction Methods 0.000 description 5
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 4
- 229910052760 oxygen Inorganic materials 0.000 description 4
- 239000001301 oxygen Substances 0.000 description 4
- KWYUFKZDYYNOTN-UHFFFAOYSA-M Potassium hydroxide Chemical compound [OH-].[K+] KWYUFKZDYYNOTN-UHFFFAOYSA-M 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 1
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- MCMNRKCIXSYSNV-UHFFFAOYSA-N ZrO2 Inorganic materials O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 1
- 230000002378 acidificating effect Effects 0.000 description 1
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000000908 ammonium hydroxide Substances 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000000231 atomic layer deposition Methods 0.000 description 1
- 150000001732 carboxylic acid derivatives Chemical class 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- 230000005764 inhibitory process Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910017604 nitric acid Inorganic materials 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
- H01L21/02507—Alternating layers, e.g. superlattice
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
- H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0856—Source regions
- H01L29/086—Impurity concentration or distribution
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0878—Impurity concentration or distribution
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
- H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66484—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with multiple gate, at least one gate being an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7831—Field effect transistors with field effect produced by an insulated gate with multiple gate structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
Definitions
- This application relates to transistor devices, and more particularly to nanowire devices with reduced parasitic capacitance and channel effects.
- finFET fin field effect transistor
- the “fin” in a finFET device comprises a three-dimensional bar on the semiconductor substrate.
- the fin thus has a lower surface adjoining the substrate surface and three remaining surfaces that project above the substrate surface.
- the gate is then deposited over the fin such that the gate is directly adjacent these three remaining surfaces of the fin.
- the gate is directly adjacent only one surface of the channel in a conventional planar architecture. The channel can thus be cut off more effectively in a finFET device, which reduces leakage currents and makes the advanced process nodes tenable.
- gate-all-around architectures have been developed in which the fin is transformed into one or more nanowires suspended from the substrate surface. Gate-all-around devices may thus also be denoted as nanowire devices or transistors.
- a well implant is formed in the semiconductor substrate.
- the foundry deposits alternating layers of Si and SiGe over the well implant. These alternating layers are then etched to form a fin.
- the foundry then deposits shallow trench isolation oxide fill around the fins followed by a dummy gate formation.
- the foundry performs an extension implant, spacer deposition, source/drain epitaxial (epi) growth, junction implant, inter-layer dielectric (ILD0) fill, whereupon the dummy gate is removed.
- the nanowires may then be formed by either selectively etching the Si layers in the fin or selectively etching the SiGe layers. If SiGe layers are removed, the resulting nanowires are silicon. Conversely, if the silicon layers are selectively etched, the nanowires are SiGe.
- the gate structure may then be deposited around the nanowires.
- the selective etching of silicon germanium (or silicon) layers through the window between the spacers prior to the gate deposition produces an undercut beneath the spacers.
- the subsequent gate-to-source and gate-to-drain parasitic capacitance is relatively high.
- the bottom parasitic channel in the well implant below the gate is not controlled well since there is no gate-all-around contact for this bottom parasitic channel. It will thus conduct an undesirable leakage current.
- a local isolation region is formed in a well implant that inhibits formation of a parasitic channel when a replacement metal gate is charged.
- extension regions in the nanowire device are implanted with an etch stop dopant that inhibits selective etching of first semiconductor layers in the extension regions.
- the etch stop dopant also makes the first semiconductor layers in the extension regions vulnerable to a selective oxidation that forms oxidized caps to insulate the replacement metal gate from the drain and source regions.
- FIG. 1A illustrates a longitudinal cross-section of a nanowire transistor in accordance with an aspect of the disclosure.
- FIG. 1B is a lateral cross-section of the nanowire transistor of FIG. 1A taken along dotted line A:A.
- FIG. 2 is a lateral cross section of a pair of fins prior to the selective etching process.
- FIG. 3 is a longitudinal cross-section of one of the fins in FIG. 2 after formation of the dummy gate, spacers, and extension regions.
- FIG. 4 is a longitudinal cross section of the fin of FIG. 3 after the selective etching process and formation of the oxidized caps in the extension region.
- FIG. 5 is a lateral cross-section of the fins of FIG. 2 after the selective etching process.
- FIG. 6 is a flowchart for a method of manufacture in accordance with an aspect of the disclosure.
- an extension implant that makes the extension regions resistant to the selective etching through the implantation of an etch stop dopant.
- the same extension implant of the etch stop dopant renders the extension regions susceptible to a selective oxidation prior to the formation of the replacement metal gate.
- the resulting gate-to-source and gate-to-drain parasitic capacitances are thus relatively low due to the lower k of the oxide layer as well as the reduced undercut that spaces the gate from the source/drain regions.
- a local isolation region may be formed in the well implant through an oxygen implantation prior to the deposition of the epitaxial layers in the fin so as to provide a reduced parasitic capacitance between the replacement metal gate and any parasitic channel formed in in the well implant.
- Nanowire transistor 100 is shown in a cross-sectional view along a longitudinal axis of a fin 105 in FIG. 1A .
- Fin 105 comprises alternating first semiconductor layers and second semiconductor layers as will be discussed further herein.
- the first semiconductor layers may comprise silicon (Si) layers and the second semiconductor layers may comprise silicon germanium (SiGe) layers.
- nanowires 130 may result from either the first or second semiconductor layers. The selective etching process selectively etches only the first semiconductor layers or the second semiconductor layers to form nanowires 130 .
- the semiconductor layers that are selectively etched will be also be referred to as the selectively-etched semiconductor layers whereas the remaining semiconductor layers will be denoted herein as the nanowire layers.
- the silicon layers would be the nanowire layers whereas the SiGe layers would be the selectively-etched layers.
- the SiGe layers would be the nanowire layers whereas the Si layers would be the selectively-etched layers.
- a replacement metal gate including a metal gate fill 145 surrounds nanowires 130 and is separated from nanowires 130 by an inner work function layer 150 and an outer high-k dielectric layer 140 .
- High-k dielectric layer 140 thus contacts nanowires 130 while work function layer 150 separates metal gate fill 145 from high-k dielectric layer 140 .
- Fin 105 extends longitudinally in the same direction as nanowires 130 .
- the replacement metal gate comprising metal gate fill 145 , work function layer 150 , and high-k dielectric layer 140 extends laterally across fin 105 at right angles to the longitudinal axis defined by nanowires 130 .
- the replacement metal gate is positioned between a pair of spacer layers 115 deposited above fin 105 .
- Extension regions 110 lie directly beneath spacer layers 115 at either end of nanowires 130 and a corresponding drain/source region 155 . Extension regions 110 are thus situated between nanowires 130 and drain/source regions 155 .
- extension regions 110 are implanted with an etch stop dopant so as to be resistant to the selective etch that forms at least one nanowire 130 .
- the selectively-etched semiconductor layers are thus made resistant to the selective etch that forms nanowires 130 in the channel portion of nanowire transistor 100 .
- the SiGe layers are the selectively-etched semiconductor layers. Such a selective etch will also tend to etch the SiGe layers within extension regions 110 . But the etch stop dopant implanted into extension regions 110 inhibits the selective etching of the SiGe layers in extension regions 110 in a silicon nanowire embodiment.
- extension regions 110 The inhibition of the selective etch within extension regions 110 results in the replacement metal gate not extending into extension regions 110 but instead limited to a channel region between extension regions 110 . This is quite advantageous with regard to reducing undesirable gate-to-source and gate-to-drain parasitic capacitances in nanowire transistor 100 .
- metal gate fill 145 as well as its corresponding inner and outer layers 150 and 140 are deposited into a dummy gate opening defined by spacers 115 .
- extension regions 110 are oxidized through the dummy gate opening to form oxidized caps 125 in the selectively-etched semiconductor layers prior to the deposition of the replacement metal gate.
- Metal gate fill 145 and its inner and outer layers 150 and 140 are then eventually deposited through the dummy gate opening such that oxidized caps 125 are positioned between both longitudinal ends of nanowires 130 and the remainder of extension regions 110 .
- metal gate fill 145 prevented from extending into extension regions 110 , it is also insulated from extension regions 110 by oxidized caps 125 so as to further reduce any resulting gate-to-source and gate-to-drain parasitic capacitances.
- Nanowire transistor 100 is shown in cross-sectional view in FIG. 1B taken along dotted line A:A. Nanowires 130 are completely surrounded by metal gate fill 145 so that the resulting channel formed in each nanowire 130 may be better controlled as compared to planar and finFET approaches. In nanowire transistor 100 , there are two fins 105 so that there are actually four nanowires 130 . It will be appreciated that fewer or greater numbers of nanowires 130 may be implemented in alternate embodiments. Fins 105 are formed on a substrate 160 . Fins 105 are formed from a deposition of the first and second semiconductor layers on a well implant. Prior to this deposition, an oxygen implantation in the well implant forms a unitary local isolation region.
- the deposited layers are then etched to form fins 105 .
- This same etching forms local isolation regions 120 from the unitary local isolation region previously formed in the well implant.
- Shallow trench isolation (STI) oxide regions 165 may insulate fins 105 .
- Local isolation regions 120 are quite advantageous as they insulate the replacement metal gate from the well implant to reduce any undesirable parasitic capacitance that would otherwise form between the replacement metal gate and the well implant.
- a suitable substrate such as a silicon or a silicon on insulator (SOI) substrate receives a well implant 200 as shown in FIG. 2 .
- An oxygen implantation may then be performed such as through a separation by implanted oxygen (SiMOX) process to form a unitary local isolation region that will eventually be patterned into local isolation regions 120 .
- Selectively-etched semiconductor layers 215 are then deposited so as to alternate with nanowire semiconductor layers 210 .
- nanowire semiconductor layers 210 are Si layers and that selectively-etched semiconductor layers 215 are SiGe layers.
- layers 210 and 215 may be epitaxially deposited.
- Layers 210 and 215 may also be doped p-type or n-type depending upon whether the resulting nanowire transistor is to be a p-channel metal oxide (PMOS) device or an n-channel (NMOS) device.
- a shallow trench isolation (STI) process may then be performed on layers 210 and 215 to form fins 105 and STI regions 165 .
- fins 105 may be either wet or dry etched from layers 210 and 215 .
- a dummy gate 330 of, for example, oxide material may then be deposited laterally across each fin 105 followed by an angled extension implant to each side of dummy gate 330 to form extension regions 110 .
- This extension implant also includes the etch stop dopant for the selectively-etched layers 215 .
- carbon may be used as the etch stop dopant for an embodiment in which selectively-etched layers 215 comprise SiGe layers.
- the extension implant would also implant the etch stop dopant into nanowire layers 210 in extension regions 110 but these layers are already resistant to the selective etch process that will eventually be used to form the nanowires so that such doping is innocuous.
- Spacers 115 may then be deposited on either side of dummy gate 330 . Spacers 115 may comprise a suitable material such as silicon nitride.
- source/drain regions 155 may be epitaxially deposited on extension regions 110 followed by a junction implant for the source/drain regions 155 .
- An inter-layer dielectric (ILD) fill step forms ILD regions 400 .
- nanowires 130 may be selectively etched through a resulting dummy gate opening or window 410 between spacers 115 .
- Selectively-etched semiconductor layers 215 are selectively etched through dummy gate opening 410 to form nanowires 130 from nanowire layers 210 ( FIG. 3 ).
- selectively-etched semiconductor layers 215 comprise SiGe layers
- an acidic wet etch such as HCL, carboxylic acid, HF, or nitric acid may be used.
- selectively-etched semiconductor layers 215 are Si layers
- a basic wet etch such as aqueous ammonium hydroxide or potassium hydroxide may be used.
- the etch stop dopant implanted into extension regions 110 prevents the selectively-etched layers 215 in extension regions 110 from being etched by the selective etch process used to form nanowires 130 .
- Selectively-etched layers 215 are thus only removed in areas 405 below dummy gate opening 410 .
- oxidized caps 125 are formed by a selective oxidation through dummy gate opening 410 .
- the etch stop dopant implanted into extension regions 110 makes the selectively-etched layers 215 in extension regions 110 susceptible to this selective oxidation.
- nanowires 130 are resistant to this selective oxidation that forms oxidized caps 125 .
- FIG. 5 is a lateral cross-sectional view across both fins 105 showing the isolation of nanowires 130 following the selective etching process.
- a replacement metal gate process may begin with a high-k dielectric layer 140 being deposited through dummy gate opening 410 of FIG. 4 .
- high-k dielectric layer 140 may comprise a suitable material such as hafnium dioxide, zirconium dioxide, hafnium silicate, or zirconium silicate deposited through an atomic layer deposition process.
- Work function layer 150 is then deposited.
- Work function layer 150 may comprise titanium nitride, tantalum nitride, titanium aluminum, or other suitable materials.
- metal gate fill 145 is deposited.
- Metal gate fill 145 may comprise tungsten or aluminum.
- metal gate fill 145 and work function layer 150 may be deposited using a suitable process such as atomic level deposition or chemical vapor deposition.
- the method of manufacture may be summarized with regard to the flowchart shown in FIG. 6 .
- the method includes an act 600 of oxidizing a well implant to form a local isolation region.
- the formation of local isolation region 120 in FIGS. 1A and 1B is an example of act 600 .
- the method includes an act 605 of forming a fin on the local isolation region that includes alternating layers of a first semiconductor and a second semiconductor, wherein an initial layer of the first semiconductor abuts the local isolation region, and wherein the fin extends from a first extension region to a second extension region.
- the formation of fin 105 and its layers 210 and 215 in FIG. 3 is an example of act 605 .
- one of extension regions 110 in FIG. 1A may be deemed to be a first extension region whereas a remaining one of extension regions 110 may be deemed to be a second extension region.
- the method includes an act 610 of implanting an etch stop dopant in the first extension region and in the second extension region.
- the implantation of the etch stop dopant in the first and second extension regions is discussed with regard to FIG. 3 .
- the method includes an act 615 of forming a dummy gate opening to expose a gate region of the fin as well as an act 620 of selectively etching the layers of the first semiconductor in the gate region of the fin to form nanowires from the layers of the second semiconductor in the gate region, wherein the implanted etch stop dopant inhibits a selective etching of the layers of the first semiconductor in the first extension region and in the second extension region
- the formation of dummy gate opening 410 and the selective etching of the layers of the first semiconductor is discussed with regard to FIG. 4 .
Abstract
A nanowire transistor is provided that includes a well implant having a local isolation region for insulating a replacement metal gate from a parasitic channel. In addition, the nanowire transistor includes oxidized caps in the extension regions that inhibit parasitic gate-to-source and gate-to-drain capacitances.
Description
- This application is a divisional of U.S. patent application Ser. No. 14/980,850, filed Dec. 28, 2015.
- This application relates to transistor devices, and more particularly to nanowire devices with reduced parasitic capacitance and channel effects.
- At advanced process nodes, conventional planar transistor architectures suffer from a number of problems such as excessive leakage. As a result, three-dimensional architectures such as a fin field effect transistor (finFET) process are conventionally used at these advanced nodes. The “fin” in a finFET device comprises a three-dimensional bar on the semiconductor substrate. The fin thus has a lower surface adjoining the substrate surface and three remaining surfaces that project above the substrate surface. The gate is then deposited over the fin such that the gate is directly adjacent these three remaining surfaces of the fin. In contrast, the gate is directly adjacent only one surface of the channel in a conventional planar architecture. The channel can thus be cut off more effectively in a finFET device, which reduces leakage currents and makes the advanced process nodes tenable.
- Although finFETs are thus advantageous, the gate cannot directly control the fin surface that adjoins the substrate surface. To provide even better gate control, gate-all-around architectures have been developed in which the fin is transformed into one or more nanowires suspended from the substrate surface. Gate-all-around devices may thus also be denoted as nanowire devices or transistors. To start the formation of a nanowire transistor, a well implant is formed in the semiconductor substrate. Then, the foundry deposits alternating layers of Si and SiGe over the well implant. These alternating layers are then etched to form a fin. The foundry then deposits shallow trench isolation oxide fill around the fins followed by a dummy gate formation. After the dummy gate formation, the foundry performs an extension implant, spacer deposition, source/drain epitaxial (epi) growth, junction implant, inter-layer dielectric (ILD0) fill, whereupon the dummy gate is removed. With the dummy gate removed, the nanowires may then be formed by either selectively etching the Si layers in the fin or selectively etching the SiGe layers. If SiGe layers are removed, the resulting nanowires are silicon. Conversely, if the silicon layers are selectively etched, the nanowires are SiGe. The gate structure may then be deposited around the nanowires.
- Despite the resulting nanowire device having better gate control than a comparable finFET device, the selective etching of silicon germanium (or silicon) layers through the window between the spacers prior to the gate deposition produces an undercut beneath the spacers. Given the undercutting of the SiGe or Si layers, the subsequent gate-to-source and gate-to-drain parasitic capacitance is relatively high. In addition, the bottom parasitic channel in the well implant below the gate is not controlled well since there is no gate-all-around contact for this bottom parasitic channel. It will thus conduct an undesirable leakage current. In addition, there is an undesirable parasitic capacitance between the gate and the bottom parasitic channel.
- There is thus a need in the art for improved nanowire device architectures with reduced parasitic capacitance and reduced parasitic channel effects.
- To provide improved reduction of parasitic capacitances in a nanowire device, a local isolation region is formed in a well implant that inhibits formation of a parasitic channel when a replacement metal gate is charged. In addition, extension regions in the nanowire device are implanted with an etch stop dopant that inhibits selective etching of first semiconductor layers in the extension regions. The etch stop dopant also makes the first semiconductor layers in the extension regions vulnerable to a selective oxidation that forms oxidized caps to insulate the replacement metal gate from the drain and source regions.
-
FIG. 1A illustrates a longitudinal cross-section of a nanowire transistor in accordance with an aspect of the disclosure. -
FIG. 1B is a lateral cross-section of the nanowire transistor ofFIG. 1A taken along dotted line A:A. -
FIG. 2 is a lateral cross section of a pair of fins prior to the selective etching process. -
FIG. 3 is a longitudinal cross-section of one of the fins inFIG. 2 after formation of the dummy gate, spacers, and extension regions. -
FIG. 4 is a longitudinal cross section of the fin ofFIG. 3 after the selective etching process and formation of the oxidized caps in the extension region. -
FIG. 5 is a lateral cross-section of the fins ofFIG. 2 after the selective etching process. -
FIG. 6 is a flowchart for a method of manufacture in accordance with an aspect of the disclosure. - Embodiments of the disclosure and their advantages are best understood by referring to the detailed description that follows. It should be appreciated that like reference numerals are used to identify like elements illustrated in one or more of the figures.
- To avoid the undercutting during the selective etching of the nanowires, an extension implant is disclosed that makes the extension regions resistant to the selective etching through the implantation of an etch stop dopant. The same extension implant of the etch stop dopant renders the extension regions susceptible to a selective oxidation prior to the formation of the replacement metal gate. The resulting gate-to-source and gate-to-drain parasitic capacitances are thus relatively low due to the lower k of the oxide layer as well as the reduced undercut that spaces the gate from the source/drain regions. In addition, a local isolation region may be formed in the well implant through an oxygen implantation prior to the deposition of the epitaxial layers in the fin so as to provide a reduced parasitic capacitance between the replacement metal gate and any parasitic channel formed in in the well implant.
- An
example nanowire transistor 100 is shown in a cross-sectional view along a longitudinal axis of afin 105 inFIG. 1A .Fin 105 comprises alternating first semiconductor layers and second semiconductor layers as will be discussed further herein. For example, the first semiconductor layers may comprise silicon (Si) layers and the second semiconductor layers may comprise silicon germanium (SiGe) layers. Depending upon whether the first or second semiconductor layers are selectively etched during the manufacture ofnanowire transistor 100,nanowires 130 may result from either the first or second semiconductor layers. The selective etching process selectively etches only the first semiconductor layers or the second semiconductor layers to formnanowires 130. As used herein, the semiconductor layers that are selectively etched will be also be referred to as the selectively-etched semiconductor layers whereas the remaining semiconductor layers will be denoted herein as the nanowire layers. For example, in a Si nanowire embodiment, the silicon layers would be the nanowire layers whereas the SiGe layers would be the selectively-etched layers. Conversely, in a SiGe nanowire embodiment, the SiGe layers would be the nanowire layers whereas the Si layers would be the selectively-etched layers. - A replacement metal gate including a metal gate fill 145
surrounds nanowires 130 and is separated fromnanowires 130 by an innerwork function layer 150 and an outer high-kdielectric layer 140. High-kdielectric layer 140 thus contacts nanowires 130 whilework function layer 150 separates metal gate fill 145 from high-kdielectric layer 140. Fin 105 extends longitudinally in the same direction asnanowires 130. In contrast, the replacement metal gate comprising metal gate fill 145,work function layer 150, and high-k dielectric layer 140 extends laterally acrossfin 105 at right angles to the longitudinal axis defined bynanowires 130. With regard to this lateral extension of the replacement metal gate acrossfin 105, the replacement metal gate is positioned between a pair ofspacer layers 115 deposited abovefin 105.Extension regions 110 lie directly beneath spacer layers 115 at either end ofnanowires 130 and a corresponding drain/source region 155.Extension regions 110 are thus situated betweennanowires 130 and drain/source regions 155. As will be discussed further herein,extension regions 110 are implanted with an etch stop dopant so as to be resistant to the selective etch that forms at least onenanowire 130. The selectively-etched semiconductor layers are thus made resistant to the selective etch that formsnanowires 130 in the channel portion ofnanowire transistor 100. For example, in a Si nanowire embodiment, the SiGe layers (discussed further below) are the selectively-etched semiconductor layers. Such a selective etch will also tend to etch the SiGe layers withinextension regions 110. But the etch stop dopant implanted intoextension regions 110 inhibits the selective etching of the SiGe layers inextension regions 110 in a silicon nanowire embodiment. - The inhibition of the selective etch within
extension regions 110 results in the replacement metal gate not extending intoextension regions 110 but instead limited to a channel region betweenextension regions 110. This is quite advantageous with regard to reducing undesirable gate-to-source and gate-to-drain parasitic capacitances innanowire transistor 100. As will be explained further, metal gate fill 145 as well as its corresponding inner andouter layers spacers 115. To further reduce these parasitic capacitances,extension regions 110 are oxidized through the dummy gate opening to form oxidizedcaps 125 in the selectively-etched semiconductor layers prior to the deposition of the replacement metal gate. Metal gate fill 145 and its inner andouter layers nanowires 130 and the remainder ofextension regions 110. Thus, not only is metal gate fill 145 prevented from extending intoextension regions 110, it is also insulated fromextension regions 110 by oxidizedcaps 125 so as to further reduce any resulting gate-to-source and gate-to-drain parasitic capacitances. -
Nanowire transistor 100 is shown in cross-sectional view inFIG. 1B taken along dotted line A:A. Nanowires 130 are completely surrounded by metal gate fill 145 so that the resulting channel formed in eachnanowire 130 may be better controlled as compared to planar and finFET approaches. Innanowire transistor 100, there are twofins 105 so that there are actually fournanowires 130. It will be appreciated that fewer or greater numbers ofnanowires 130 may be implemented in alternate embodiments.Fins 105 are formed on asubstrate 160.Fins 105 are formed from a deposition of the first and second semiconductor layers on a well implant. Prior to this deposition, an oxygen implantation in the well implant forms a unitary local isolation region. The deposited layers are then etched to formfins 105. This same etching formslocal isolation regions 120 from the unitary local isolation region previously formed in the well implant. Shallow trench isolation (STI)oxide regions 165 may insulatefins 105.Local isolation regions 120 are quite advantageous as they insulate the replacement metal gate from the well implant to reduce any undesirable parasitic capacitance that would otherwise form between the replacement metal gate and the well implant. These advantageous features may be better appreciated with regard to the following example method of manufacture. - To begin the manufacture, a suitable substrate such as a silicon or a silicon on insulator (SOI) substrate receives a
well implant 200 as shown inFIG. 2 . An oxygen implantation may then be performed such as through a separation by implanted oxygen (SiMOX) process to form a unitary local isolation region that will eventually be patterned intolocal isolation regions 120. Selectively-etchedsemiconductor layers 215 are then deposited so as to alternate with nanowire semiconductor layers 210. The following discussion will assume that nanowire semiconductor layers 210 are Si layers and that selectively-etchedsemiconductor layers 215 are SiGe layers. In one embodiment, layers 210 and 215 may be epitaxially deposited.Layers layers fins 105 andSTI regions 165. For example,fins 105 may be either wet or dry etched fromlayers - As shown in
FIG. 3 , a dummy gate 330 of, for example, oxide material may then be deposited laterally across eachfin 105 followed by an angled extension implant to each side of dummy gate 330 to formextension regions 110. This extension implant also includes the etch stop dopant for the selectively-etchedlayers 215. For example, carbon may be used as the etch stop dopant for an embodiment in which selectively-etchedlayers 215 comprise SiGe layers. The extension implant would also implant the etch stop dopant intonanowire layers 210 inextension regions 110 but these layers are already resistant to the selective etch process that will eventually be used to form the nanowires so that such doping is innocuous.Spacers 115 may then be deposited on either side of dummy gate 330.Spacers 115 may comprise a suitable material such as silicon nitride. - Referring now to
FIG. 4 , source/drain regions 155 may be epitaxially deposited onextension regions 110 followed by a junction implant for the source/drain regions 155. An inter-layer dielectric (ILD) fill stepforms ILD regions 400. After removal of the dummy gate,nanowires 130 may be selectively etched through a resulting dummy gate opening orwindow 410 betweenspacers 115. Selectively-etchedsemiconductor layers 215 are selectively etched through dummy gate opening 410 to formnanowires 130 from nanowire layers 210 (FIG. 3 ). For example, if selectively-etchedsemiconductor layers 215 comprise SiGe layers, an acidic wet etch such as HCL, carboxylic acid, HF, or nitric acid may be used. Alternatively, if selectively-etchedsemiconductor layers 215 are Si layers, a basic wet etch such as aqueous ammonium hydroxide or potassium hydroxide may be used. But the etch stop dopant implanted intoextension regions 110 prevents the selectively-etchedlayers 215 inextension regions 110 from being etched by the selective etch process used to formnanowires 130. Selectively-etchedlayers 215 are thus only removed inareas 405 belowdummy gate opening 410. After the selective etch process, oxidizedcaps 125 are formed by a selective oxidation throughdummy gate opening 410. The etch stop dopant implanted intoextension regions 110 makes the selectively-etchedlayers 215 inextension regions 110 susceptible to this selective oxidation. In contrast,nanowires 130 are resistant to this selective oxidation that forms oxidizedcaps 125.FIG. 5 is a lateral cross-sectional view across bothfins 105 showing the isolation ofnanowires 130 following the selective etching process. - Referring again to
FIGS. 1A and 1B , a replacement metal gate process may begin with a high-k dielectric layer 140 being deposited through dummy gate opening 410 ofFIG. 4 . For example, high-k dielectric layer 140 may comprise a suitable material such as hafnium dioxide, zirconium dioxide, hafnium silicate, or zirconium silicate deposited through an atomic layer deposition process.Work function layer 150 is then deposited.Work function layer 150 may comprise titanium nitride, tantalum nitride, titanium aluminum, or other suitable materials. Finally, metal gate fill 145 is deposited. Metal gate fill 145 may comprise tungsten or aluminum. Like high-k dielectric layer 140, metal gate fill 145 andwork function layer 150 may be deposited using a suitable process such as atomic level deposition or chemical vapor deposition. - The method of manufacture may be summarized with regard to the flowchart shown in
FIG. 6 . The method includes anact 600 of oxidizing a well implant to form a local isolation region. The formation oflocal isolation region 120 inFIGS. 1A and 1B is an example ofact 600. In addition, the method includes anact 605 of forming a fin on the local isolation region that includes alternating layers of a first semiconductor and a second semiconductor, wherein an initial layer of the first semiconductor abuts the local isolation region, and wherein the fin extends from a first extension region to a second extension region. The formation offin 105 and itslayers FIG. 3 is an example ofact 605. In that regard, one ofextension regions 110 inFIG. 1A may be deemed to be a first extension region whereas a remaining one ofextension regions 110 may be deemed to be a second extension region. - Moreover, the method includes an
act 610 of implanting an etch stop dopant in the first extension region and in the second extension region. The implantation of the etch stop dopant in the first and second extension regions is discussed with regard toFIG. 3 . Finally, the method includes anact 615 of forming a dummy gate opening to expose a gate region of the fin as well as anact 620 of selectively etching the layers of the first semiconductor in the gate region of the fin to form nanowires from the layers of the second semiconductor in the gate region, wherein the implanted etch stop dopant inhibits a selective etching of the layers of the first semiconductor in the first extension region and in the second extension region The formation ofdummy gate opening 410 and the selective etching of the layers of the first semiconductor is discussed with regard toFIG. 4 . - As those of some skill in this art will by now appreciate and depending on the particular application at hand, many modifications, substitutions and variations can be made in and to the materials, apparatus, configurations and methods of use of the devices of the present disclosure without departing from the scope thereof. In light of this, the scope of the present disclosure should not be limited to that of the particular embodiments illustrated and described herein, as they are merely by way of some examples thereof, but rather, should be fully commensurate with that of the claims appended hereafter and their functional equivalents.
Claims (10)
1. A method of manufacturing a nanowire transistor, comprising:
oxidizing a well implant to form a local isolation region;
forming a fin on the local isolation region that includes alternating layers of a first semiconductor and a second semiconductor, wherein an initial layer of the first semiconductor abuts the local isolation region, and wherein the fin extends from a first extension region to a second extension region;
implanting an etch stop dopant in the first extension region and in the second extension region;
forming a dummy gate opening to expose a gate region of the fin; and
selectively etching the layers of the first semiconductor in the gate region of the fin to form nanowires from the layers of the second semiconductor in the gate region, wherein the implanted etch stop dopant inhibits a selective etching of the layers of the first semiconductor in the first extension region and in the second extension region.
2. The method of claim 1 , further comprising:
selectively oxidizing the layers of the first semiconductor such that each layer of the first semiconductor includes oxidized caps extending from the dummy gate opening into the first extension region and into the second extension region; and
forming a replacement metal gate around the nanowires.
3. The method of claim 1 , wherein the first semiconductor is silicon and the second semiconductor is silicon germanium.
4. The method of claim 1 , wherein the first semiconductor is silicon germanium and the second semiconductor is silicon.
5. The method of claim 4 , wherein implanting the etch stop dopant comprises implanting carbon.
6. The method of claim 2 , wherein depositing the replacement metal gate comprises depositing an initial high-k dielectric layer.
7. The method of claim 6 , wherein depositing the replacement metal gate further comprises depositing a subsequent work function layer.
8. The method of claim 7 , wherein depositing the replacement metal gate further comprises depositing a metal gate fill.
9. The method of claim 1 , wherein forming the fin comprises depositing the initial layer of the first semiconductor, a second layer of the second semiconductor, a third layer of the first semiconductor, and a fourth layer of the second semiconductor.
10. The method of claim 1 , wherein forming the fin comprises a selective isolation trench process.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/171,061 US20190067435A1 (en) | 2015-12-28 | 2018-10-25 | Nanowire device with reduced parasitics |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/980,850 US10157992B2 (en) | 2015-12-28 | 2015-12-28 | Nanowire device with reduced parasitics |
US16/171,061 US20190067435A1 (en) | 2015-12-28 | 2018-10-25 | Nanowire device with reduced parasitics |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/980,850 Division US10157992B2 (en) | 2015-12-28 | 2015-12-28 | Nanowire device with reduced parasitics |
Publications (1)
Publication Number | Publication Date |
---|---|
US20190067435A1 true US20190067435A1 (en) | 2019-02-28 |
Family
ID=57233956
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/980,850 Active US10157992B2 (en) | 2015-12-28 | 2015-12-28 | Nanowire device with reduced parasitics |
US16/171,061 Abandoned US20190067435A1 (en) | 2015-12-28 | 2018-10-25 | Nanowire device with reduced parasitics |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/980,850 Active US10157992B2 (en) | 2015-12-28 | 2015-12-28 | Nanowire device with reduced parasitics |
Country Status (4)
Country | Link |
---|---|
US (2) | US10157992B2 (en) |
EP (1) | EP3397589B1 (en) |
CN (1) | CN108430911B (en) |
WO (1) | WO2017116545A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI742680B (en) * | 2019-05-24 | 2021-10-11 | 台灣積體電路製造股份有限公司 | Semiconductor structures and methods for formng the same |
US11189691B2 (en) | 2019-12-02 | 2021-11-30 | United Microelectronics Corp. | Method of manufacturing semiconductor device |
TWI798749B (en) * | 2020-07-13 | 2023-04-11 | 台灣積體電路製造股份有限公司 | Integrated circuit device and method of manufacturing the same |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106887453B (en) | 2011-12-19 | 2020-08-21 | 英特尔公司 | Group III-N nanowire transistors |
FR3046243B1 (en) * | 2015-12-24 | 2017-12-22 | Commissariat Energie Atomique | NW-FET SENSOR COMPRISING AT LEAST TWO SEPARATE NANOFIL DETECTORS OF SEMICONDUCTOR |
US10332965B2 (en) * | 2017-05-08 | 2019-06-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method of fabricating the same |
CN109427779B (en) | 2017-08-22 | 2021-07-13 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
US10374059B2 (en) * | 2017-08-31 | 2019-08-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of semiconductor device structure with nanowires |
CN109904074B (en) * | 2017-12-11 | 2022-04-08 | 中芯国际集成电路制造(北京)有限公司 | Fully-wrapped gate field effect transistor and manufacturing method thereof |
CN110534569B (en) * | 2018-05-25 | 2023-09-22 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and method of forming the same |
US10381272B1 (en) * | 2018-06-08 | 2019-08-13 | Varian Semiconductor Equipment Associates, Inc | Techniques for forming multiple work function nanosheet device |
CN110648915B (en) * | 2018-06-27 | 2023-03-21 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and method of forming the same |
DE102019117786B4 (en) | 2018-09-28 | 2022-05-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | REDUCING PARASITIC CAPACITY FOR GATE ALL AROUND DEVICE BY FORMING ADDITIONAL INTERNAL SPACERS |
US11069793B2 (en) * | 2018-09-28 | 2021-07-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Reducing parasitic capacitance for gate-all-around device by forming extra inner spacers |
CN111223779B (en) * | 2018-11-23 | 2023-10-20 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
US10916630B2 (en) | 2019-04-29 | 2021-02-09 | International Business Machines Corporation | Nanosheet devices with improved electrostatic integrity |
US11282934B2 (en) | 2019-07-26 | 2022-03-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure for metal gate electrode and method of fabrication |
US11342432B2 (en) * | 2020-03-27 | 2022-05-24 | Intel Corporation | Gate-all-around integrated circuit structures having insulator fin on insulator substrate |
US11495661B2 (en) * | 2020-04-07 | 2022-11-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device including gate barrier layer |
CN111710717B (en) * | 2020-05-12 | 2024-02-13 | 中国科学院微电子研究所 | Semiconductor device, manufacturing method thereof and electronic equipment |
CN113903666B (en) * | 2020-07-06 | 2024-04-26 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
CN116601774A (en) * | 2021-01-13 | 2023-08-15 | 华为技术有限公司 | Memory, gate-all-around field effect transistor and preparation method |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090130834A1 (en) * | 2007-08-09 | 2009-05-21 | Young-Jin Noh | Methods of forming impurity containing insulating films and flash memory devices including the same |
US8785981B1 (en) * | 2013-03-12 | 2014-07-22 | International Business Machines Corporation | Non-replacement gate nanomesh field effect transistor with pad regions |
US20150102287A1 (en) * | 2013-10-16 | 2015-04-16 | Taiwan Semiconductor Manufacturing Company Limited | Nanowire mosfet with support structures for source and drain |
US20150372145A1 (en) * | 2014-06-20 | 2015-12-24 | International Business Machines Corporation | High density vertical nanowire stack for field effect transistor |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100550343B1 (en) | 2003-11-21 | 2006-02-08 | 삼성전자주식회사 | Method of manufacturing semiconductor device having multiple channels MOS transistor |
US7288802B2 (en) | 2005-07-27 | 2007-10-30 | International Business Machines Corporation | Virtual body-contacted trigate |
CN102117829B (en) * | 2009-12-30 | 2012-11-21 | 中国科学院微电子研究所 | Fin type transistor structure and manufacturing method thereof |
US8753942B2 (en) | 2010-12-01 | 2014-06-17 | Intel Corporation | Silicon and silicon germanium nanowire structures |
CN104054181B (en) * | 2011-12-30 | 2017-10-20 | 英特尔公司 | The variable gate width of all-around-gate transistor |
US8927966B2 (en) | 2012-05-22 | 2015-01-06 | Tsinghua University | Dynamic random access memory unit and method for fabricating the same |
US9484447B2 (en) | 2012-06-29 | 2016-11-01 | Intel Corporation | Integration methods to fabricate internal spacers for nanowire devices |
US8735869B2 (en) * | 2012-09-27 | 2014-05-27 | Intel Corporation | Strained gate-all-around semiconductor devices formed on globally or locally isolated substrates |
US8748940B1 (en) | 2012-12-17 | 2014-06-10 | Intel Corporation | Semiconductor devices with germanium-rich active layers and doped transition layers |
CN103915484B (en) | 2012-12-28 | 2018-08-07 | 瑞萨电子株式会社 | With the field-effect transistor and production method for being modified to the raceway groove core for back-gate bias |
SG11201505765SA (en) * | 2013-03-15 | 2015-08-28 | Intel Corp | Nanowire transistor with underlayer etch stops |
US9171843B2 (en) * | 2013-08-02 | 2015-10-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and fabricating the same |
US9490340B2 (en) | 2014-06-18 | 2016-11-08 | Globalfoundries Inc. | Methods of forming nanowire devices with doped extension regions and the resulting devices |
US9853166B2 (en) * | 2014-07-25 | 2017-12-26 | International Business Machines Corporation | Perfectly symmetric gate-all-around FET on suspended nanowire |
-
2015
- 2015-12-28 US US14/980,850 patent/US10157992B2/en active Active
-
2016
- 2016-10-27 EP EP16791267.4A patent/EP3397589B1/en active Active
- 2016-10-27 CN CN201680076411.6A patent/CN108430911B/en active Active
- 2016-10-27 WO PCT/US2016/059219 patent/WO2017116545A1/en active Search and Examination
-
2018
- 2018-10-25 US US16/171,061 patent/US20190067435A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090130834A1 (en) * | 2007-08-09 | 2009-05-21 | Young-Jin Noh | Methods of forming impurity containing insulating films and flash memory devices including the same |
US8785981B1 (en) * | 2013-03-12 | 2014-07-22 | International Business Machines Corporation | Non-replacement gate nanomesh field effect transistor with pad regions |
US20150102287A1 (en) * | 2013-10-16 | 2015-04-16 | Taiwan Semiconductor Manufacturing Company Limited | Nanowire mosfet with support structures for source and drain |
US20150372145A1 (en) * | 2014-06-20 | 2015-12-24 | International Business Machines Corporation | High density vertical nanowire stack for field effect transistor |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI742680B (en) * | 2019-05-24 | 2021-10-11 | 台灣積體電路製造股份有限公司 | Semiconductor structures and methods for formng the same |
US11183574B2 (en) | 2019-05-24 | 2021-11-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Work function layers for transistor gate electrodes |
US11189691B2 (en) | 2019-12-02 | 2021-11-30 | United Microelectronics Corp. | Method of manufacturing semiconductor device |
TWI798749B (en) * | 2020-07-13 | 2023-04-11 | 台灣積體電路製造股份有限公司 | Integrated circuit device and method of manufacturing the same |
US11961763B2 (en) | 2020-07-13 | 2024-04-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Self-aligned metal gate for multigate device and method of forming thereof |
Also Published As
Publication number | Publication date |
---|---|
EP3397589B1 (en) | 2019-11-27 |
CN108430911B (en) | 2021-07-23 |
WO2017116545A1 (en) | 2017-07-06 |
US10157992B2 (en) | 2018-12-18 |
CN108430911A (en) | 2018-08-21 |
EP3397589A1 (en) | 2018-11-07 |
US20170186846A1 (en) | 2017-06-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20190067435A1 (en) | Nanowire device with reduced parasitics | |
US10930764B2 (en) | Extension region for a semiconductor device | |
US9722043B2 (en) | Self-aligned trench silicide process for preventing gate contact to silicide shorts | |
US9412822B2 (en) | Methods of forming stressed channel regions for a FinFET semiconductor device and the resulting device | |
US9064890B1 (en) | Methods of forming isolation material on FinFET semiconductor devices and the resulting devices | |
US8835231B2 (en) | Methods of forming contacts for nanowire field effect transistors | |
US9117875B2 (en) | Methods of forming isolated germanium-containing fins for a FinFET semiconductor device | |
US20120305990A1 (en) | Methods and apparatus to reduce layout based strain variations in non-planar transistor structures | |
US8674342B2 (en) | Pad-less gate-all around semiconductor nanowire FETs on bulk semiconductor wafers | |
US8558219B2 (en) | Nanowire field effect transistors | |
CN106033725B (en) | Semiconductor element and manufacturing process thereof | |
KR20120089679A (en) | Split gate semiconductor device with curved gate oxide profile | |
US20180138297A1 (en) | Cylindrical germanium nanowire device | |
TW201310647A (en) | Semiconductor device and manufacturing method of semiconductor device | |
US9070712B2 (en) | Methods for manufacturing a field-effect semiconductor device | |
US20150270262A1 (en) | Gate structures with protected end surfaces to eliminate or reduce unwanted epi material growth | |
US9679969B2 (en) | Semiconductor device including epitaxially formed buried channel region | |
US9230802B2 (en) | Transistor(s) with different source/drain channel junction characteristics, and methods of fabrication | |
US20160064286A1 (en) | Integrated circuits and methods for fabricating integrated circuits | |
US10319811B2 (en) | Semiconductor device including fin having condensed channel region | |
JP2006324423A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: QUALCOMM INCORPORATED, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BADAROGLU, MUSTAFA;MACHKAOUTSAN, VLADIMIR;SONG, STANLEY SEUNGCHUL;AND OTHERS;SIGNING DATES FROM 20160329 TO 20160429;REEL/FRAME:047315/0778 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |