US20190043956A1 - Low defect iii-v semiconductor template on porous silicon - Google Patents
Low defect iii-v semiconductor template on porous silicon Download PDFInfo
- Publication number
- US20190043956A1 US20190043956A1 US16/018,304 US201816018304A US2019043956A1 US 20190043956 A1 US20190043956 A1 US 20190043956A1 US 201816018304 A US201816018304 A US 201816018304A US 2019043956 A1 US2019043956 A1 US 2019043956A1
- Authority
- US
- United States
- Prior art keywords
- layer
- semiconductor layer
- semiconductor
- silicon layer
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 175
- 229910021426 porous silicon Inorganic materials 0.000 title claims abstract description 18
- 230000007547 defect Effects 0.000 title description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 83
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 74
- 239000010703 silicon Substances 0.000 claims abstract description 73
- 239000000758 substrate Substances 0.000 claims abstract description 22
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 7
- 229910052796 boron Inorganic materials 0.000 claims description 7
- 239000002019 doping agent Substances 0.000 claims description 7
- 238000000034 method Methods 0.000 abstract description 27
- 239000000463 material Substances 0.000 description 16
- 238000000231 atomic layer deposition Methods 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 8
- 238000005240 physical vapour deposition Methods 0.000 description 8
- 238000004519 manufacturing process Methods 0.000 description 7
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 6
- 230000003647 oxidation Effects 0.000 description 6
- 238000007254 oxidation reaction Methods 0.000 description 6
- 238000002048 anodisation reaction Methods 0.000 description 5
- 238000000151 deposition Methods 0.000 description 5
- 239000011148 porous material Substances 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 4
- LFQSCWFLJHTTHZ-UHFFFAOYSA-N Ethanol Chemical compound CCO LFQSCWFLJHTTHZ-UHFFFAOYSA-N 0.000 description 3
- OKKJLVBELUTLKV-UHFFFAOYSA-N Methanol Chemical compound OC OKKJLVBELUTLKV-UHFFFAOYSA-N 0.000 description 3
- 125000004429 atom Chemical group 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 238000000407 epitaxy Methods 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- 238000004377 microelectronic Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 239000004094 surface-active agent Substances 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-M Fluoride anion Chemical compound [F-] KRHYYFGTRYWZRS-UHFFFAOYSA-M 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- 229910003811 SiGeC Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- AUCDRFABNLOFRE-UHFFFAOYSA-N alumane;indium Chemical compound [AlH3].[In] AUCDRFABNLOFRE-UHFFFAOYSA-N 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 239000002178 crystalline material Substances 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 125000004435 hydrogen atom Chemical class [H]* 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000005192 partition Methods 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 230000002028 premature Effects 0.000 description 1
- BDERNNFJNOPAEC-UHFFFAOYSA-N propan-1-ol Chemical compound CCCO BDERNNFJNOPAEC-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/0245—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02513—Microstructure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02658—Pretreatments
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/36—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
Definitions
- the present invention generally relates to semiconductor device manufacturing, and more particularly to the formation of a III-V semiconductor on a porous silicon structure.
- hetero-integration of dissimilar semiconductor materials for example, III/V materials, such as gallium arsenide, gallium nitride, indium aluminum arsenide, and/or germanium with silicon or silicon-germanium substrate, is an attractive path to increasing the functionality and performance of the CMOS platform.
- III/V materials such as gallium arsenide, gallium nitride, indium aluminum arsenide, and/or germanium with silicon or silicon-germanium substrate
- heteroepitaxial growth can be used to fabricate many modern semiconductor devices where lattice-matched substrates are not commercially available or to potentially achieve monolithic integration with silicon microelectronics.
- Performance and, ultimately, the utility of devices fabricated using a combination of dissimilar semiconductor materials depends on the quality of the resulting structure. Specifically, a low level of dislocation defects is important in a wide variety of semiconductor devices and processes, because dislocation defects partition an otherwise monolithic crystal structure and introduce unwanted and abrupt changes in electrical and optical properties, which, in turn, results in poor material quality and limited performance. In addition, the threading dislocation segments can degrade physical properties of the device material and can lead to premature device failure.
- Dislocation defects typically arise in efforts to epitaxially grow one kind of crystalline material on a substrate of a different kind of material, often referred to as “heterostructure,” due to different crystalline lattice sizes of the two materials. This lattice mismatch between the starting substrate and subsequent layer(s) creates stress during material deposition that generates dislocation defects in the semiconductor structure.
- a method may include forming a stack of layers including a first semiconductor layer on a substrate, a second semiconductor layer on the first semiconductor layer, and a third semiconductor layer on the second semiconductor layer; converting the second semiconductor layer into a porous semiconductor layer using a porousification process; and forming a fourth semiconductor layer on the third semiconductor layer, wherein the fourth semiconductor layer is relaxed, the third semiconductor layer is strained, and the porous semiconductor layer is partially strained.
- a method may include forming a stack of layer, the stack of layers includes a base silicon layer on a substrate, a thick silicon layer on the base silicon layer, a thin silicon layer on the thick silicon layer, wherein the thin silicon layer is thinner than the thick silicon layer, the thick silicon layer is relaxed, and the thin silicon layer is relaxed; converting the thick silicon layer into a porous silicon layer using a porousification process; and forming a III-V layer on the thin silicon layer, wherein the III-V layer is relaxed, the thin silicon layer is strained, and the porous silicon layer is partially strained.
- a structure may include a stack of layers including a base silicon layer on a substrate, a thick silicon layer on the base silicon layer, and a thin silicon layer on the thick silicon layer, wherein the thin silicon layer is thinner than the thick silicon layer; and a III-V layer directly on the thin silicon layer, wherein the III-V layer is relaxed, the thin silicon layer is strained, and the thick silicon layer is partially strained.
- FIG. 1 is a cross section view of a semiconductor structure, according to an exemplary embodiment
- FIG. 2 is a cross section view of the semiconductor structure and illustrates the conversion of a second semiconductor layer to a porous semiconductor layer, according to an exemplary embodiment
- FIG. 3 is a cross section view of the semiconductor structure and illustrates the formation of a fourth semiconductor layer on a thin third semiconductor layer, where the third semiconductor layer is on the porous semiconductor layer, according to an exemplary embodiment
- FIG. 4 is a cross section view of an alternative semiconductor structure and illustrates the conversion of the porous semiconductor layer into a buried oxide (BOX) layer, according to an alternative embodiment
- FIG. 5 is a cross section view of an alternative semiconductor structure and illustrates the conversion of the porous semiconductor layer and the third semiconductor layer into an alternative buried oxide (BOX) layer, according to an alternative embodiment.
- BOX buried oxide
- references in the specification to “one embodiment”, “an embodiment”, “an example embodiment”, etc., indicate that the embodiment described may include a particular feature, structure, or characteristic, but every embodiment may not necessarily include the particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.
- the terms “upper”, “lower”, “right”. “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the disclosed structures and methods, as oriented in the drawing figures.
- the terms “overlying”, “atop”, “on top”, “positioned on” or “positioned atop” mean that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure may be present between the first element and the second element.
- the term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
- the present invention generally relates to semiconductor device manufacturing, and more particularly to the formation of a porous silicon structure.
- One way to fabricate a III-V semiconductor on a silicon substrate is to use a porous silicon structure to elastically compensate for the lattice mismatch between a substrate and a III-V semiconductor,
- One embodiment by which to form a III-V semiconductor on a porous silicon structure is described in detail below referring to the accompanying drawings FIGS. 1-5 .
- FIG. 1 a demonstrative illustration of a structure 100 is provided during an intermediate step of a method of fabricating a semiconductor layer on a porous silicon structure according to an embodiment. More specifically, the method can start by forming a stack 101 .
- the stack 101 may include (from bottom to top) a substrate 102 , a first semiconductor layer 104 , a second semiconductor layer 106 , and a third semiconductor layer 108 .
- the stack 101 may be formed in a similar fashion to a typical semiconductor-on-insulator (SOI); however, the stack 101 may subsequently include a porous layer with the ability to act as a stress compensator for any lattice mismatch between varying materials.
- SOI semiconductor-on-insulator
- the substrate 102 may include; a bulk semiconductor substrate, a layered semiconductor substrate (e.g., Si/SiGe), a silicon-on-insulator substrate (SOI), or a SiGe-on-insulator substrate (SGOI).
- the substrate 102 may include any semiconductor material known in the art, such as, for example; Si, Ge, SiGe, SiC, SiGeC, Ga, GaAs, InAs, InP, or other elemental or compound semiconductors.
- the substrate 102 may include, for example; an n-type, p-type, or undoped semiconductor material and may have a monocrystalline, polycrystalline, or amorphous structure. In an embodiment, the substrate 102 is highly p-doped silicon having a ⁇ 100> crystallographic orientation.
- the first semiconductor layer 104 may be formed on the substrate 102 using any deposition technique known in the art, such as, for example, epitaxial growth, chemical vapor deposition (CVD), physical vapor deposition (PVD), or atomic layer deposition (ALD).
- the first semiconductor layer 104 can be any semiconductor material known in the art, such as, for example, silicon or SiGe.
- the first semiconductor layer 104 is silicon with a boron dopant concentration of about 2E18 cm ⁇ 3 (i.e., 2 ⁇ 10 18 atoms per centimeter cubed) and a thickness of about 1000 ⁇ .
- the first semiconductor layer 104 may be referred to as having a “low doping concentration” relative to subsequently formed layers.
- the first semiconductor layer 104 may be referred to as a base semiconductor layer or a base silicon layer.
- the second semiconductor layer 106 may be formed on the first semiconductor layer 104 using any deposition technique known in the art, such as, for example, epitaxial growth, chemical vapor deposition (CVD), physical vapor deposition (PVD), or atomic layer deposition (ALD).
- the second semiconductor layer 106 can be any semiconductor material known in the art, such as, for example, silicon or SiGe.
- the second semiconductor layer 106 may have a thickness ranging from about 100 nm to about 200 nm; however, other thicknesses may be used.
- the second semiconductor layer 106 is a thick silicon layer grown on the first semiconductor layer 104 using epitaxy, where the second semiconductor layer 106 has a boron dopant concentration of about 2E20 cm ⁇ 3 (i.e., 2 ⁇ 10 20 atoms per centimeter cubed) and a thickness of about 150 nm.
- the second semiconductor layer 106 may be referred to as “highly doped” relative to other layers, such as, for example, the first semiconductor layer 104 .
- the high doping of the second semiconductor layer 106 may help with porousification performed in subsequent steps, both with forming the pores and with making the pores relatively large.
- the second semiconductor layer 106 may be referred to as a relaxed second semiconductor layer or a thick semiconductor layer.
- the third semiconductor layer 108 may be formed on the second semiconductor layer 106 using any deposition technique known in the art, such as, for example, epitaxial growth, chemical vapor deposition (CVD), physical vapor deposition (PVD), or atomic layer deposition (ALD).
- the third semiconductor layer 108 can be any semiconductor material known in the art, such as, for example, silicon or SiGe.
- the third semiconductor layer 108 may have a thickness ranging from about 10 nm to about 50 nm; however, other thicknesses may be used.
- the third semiconductor layer 108 may be formed on the second semiconductor layer 106 before the second semiconductor layer 106 undergoes the above mentioned porousification step (described in detail below with reference to FIG. 2 ).
- the third semiconductor layer 108 is a thin silicon layer grown on the second semiconductor layer 106 using epitaxy, where the third semiconductor layer 108 has a boron dopant concentration of about 2E18 cm ⁇ 3 (i.e., 2 ⁇ 10 18 atoms per centimeter cubed).
- the third semiconductor layer 108 may be referred to as having a “low doping concentration” relative to other layers, such as, for example, the second semiconductor layer 106 .
- the third semiconductor layer 108 may be referred to as a relaxed third semiconductor layer or a thin semiconductor layer.
- a demonstrative illustration of the structure 100 is provided during an intermediate step of a method of fabricating a semiconductor layer on a porous silicon structure according to an embodiment. More specifically, the method can include converting the second semiconductor layer 106 into a porous semiconductor layer 116 .
- the second semiconductor layer 106 may be converted into the porous semiconductor layer 116 using any porousification technique know in the art, such as, for example, anodization.
- an anodization process the structure 100 may be immersed into a hydrofluoric fluoride (HF) bath while applying an electrical bias to the structure 100 , where the HF bath reacts with the second semiconductor layer 106 (e.g., because of the highly doped material of the second semiconductor layer 106 ) forming pores in the second semiconductor layer 106 and converting the second semiconductor layer 106 into the porous semiconductor layer 116 .
- HF hydrofluoric fluoride
- One benefit of having the third semiconductor layer 108 may include providing a uniform current flow during the anodization process due to the low doping concentration.
- the HF anodization converts p-doped single crystal silicon into porous silicon.
- the rate of formation and the nature of the porous silicon so-formed is determined by both the material properties (i.e., doping type and concentration) as well as the reaction conditions of the anodization process itself (current density, bias, illumination and additives in the HF-containing solution). More specifically, the porous silicon forms with greatly increased efficiency in the higher doped regions and therefore, the second semiconductor layer 106 is efficiently converted into the porous semiconductor layer 116 .
- HF-containing solution or “HF bath” may include concentrated HF (49%), a mixture of HF and water, a mixture of HF and a monohydric alcohol such as methanol, ethanol, propanol, etc, or HF mixed with at least one surfactant.
- the amount of surfactant that is present in the HF solution is typically from about 1% to about 50%, based on 49% HF.
- the porousification process is followed up with a conventional hydrogen (H 2 ) anneal process that: (i) removes the light boron doping in the third semiconductor layer 108 ; (ii) closes small pores in the third semiconductor layer 108 ; and (iii) does not affect the relatively large pores formed in porous semiconductor layer 116 .
- H 2 hydrogen
- a demonstrative illustration of the structure 100 is provided during an intermediate step of a method of fabricating a semiconductor layer on a porous silicon structure according to an embodiment. More specifically, the method can include forming a forth semiconductor layer 110 on the third semiconductor layer 108 .
- the forth semiconductor layer 110 may be formed on the third semiconductor layer 108 using any deposition technique known in the art, such as, for example, epitaxial growth, chemical vapor deposition (CVD), physical vapor deposition (PVD), or atomic layer deposition (ALD).
- the forth semiconductor layer 110 may have a thickness ranging from about 500 nm to about 1 ⁇ m; however, other thicknesses may be used.
- the forth semiconductor layer 110 is a III-V semiconductor with a thickness of about 100 nm.
- the III-V semiconductor when a III-V semiconductor is grown on a silicon seed layer, the III-V semiconductor may be forced to match the lattice structure of the seed layer because of the large lattice mismatch between silicon (5.4 ⁇ ) and III-V semiconductor (5.6 ⁇ -6.4 ⁇ ). Therefore, the III-V semiconductor may be under stress and misfit dislocations or defects may form between the seed layer and a critical thickness of the III-V semiconductor, at which time the III-V semiconductor may relax.
- the porous semiconductor layer 116 may be soft and may accommodate the high lattice mismatch between the fourth semiconductor layer 110 (e.g., a III-V semiconductor) and the third semiconductor layer 108 (e.g., a silicon seed layer).
- the porous semiconductor layer 116 may compensate for stress due to the lattice mismatch because the third semiconductor layer 108 (on top of the porous semiconductor layer 116 ) may have a relatively thin thickness.
- the thin third semiconductor layer 108 may stretch to match the lattice structure of the fourth semiconductor layer 110 , where the porous semiconductor layer 116 can allow for stretching of the third semiconductor layer 108 because of the porous characteristics described above.
- the fourth semiconductor layer 110 may be formed in a relaxed state (e.g., low defects) because of the stress consumed by the third semiconductor layer 108 facilitated by the porous semiconductor layer 116 .
- a separate pFET device can be a silicon fin formed on the same silicon seed layer (i.e., the third semiconductor layer 108 ) and adjacent to the fourth semiconductor layer 110 , such that the similar lattice structure will not stretch the third semiconductor layer 108 beneath the silicon fin.
- a demonstrative illustration of a structure 200 is provided during an intermediate step of a method of fabricating a semiconductor layer on a porous silicon structure according to an alternative embodiment.
- the structure 200 may be substantially similar in all respect to the structure 100 , described above, and undergo additional processing. More specifically, the method can further include converting the porous semiconductor layer 116 into a buried oxide (BOX) layer 216 .
- BOX buried oxide
- the porous semiconductor layer 116 may be converted into the BOX layer 216 using any oxidation technique known in the art, such as, for example, dry oxidation.
- the oxidation may convert the porous semiconductor layer 116 only because of the porous characteristics described above.
- Thermal oxidation may be performed in a dry oxidizing ambient atmosphere and at a temperature ranging from about 750° C. to about 1100° C. to convert the porous layer 116 into the BOX layer 216 .
- the structure 200 may include the fourth semiconductor layer 110 on the third semiconductor layer 108 , where the third semiconductor layer 108 is on the BOX layer 216 .
- a demonstrative illustration of a structure 300 is provided during an intermediate step of a method of fabricating a semiconductor layer on a porous silicon structure according to an embodiment.
- the structure 300 may be substantially similar in all respect to the structure 100 , described above, and undergo additional processing. More specifically, the method can include converting both the porous semiconductor layer 116 and the third semiconductor layer 108 into a buried oxide layer (BOX) 316 .
- BOX buried oxide layer
- the porous semiconductor layer 116 and the third semiconductor layer 108 may both be converted into the BOX layer 316 using any oxidation technique known in the art, such as, for example, dry oxidation.
- the alternative structure 300 may include the fourth semiconductor layer 110 directly on the BOX layer 316 .
Abstract
Description
- The present invention generally relates to semiconductor device manufacturing, and more particularly to the formation of a III-V semiconductor on a porous silicon structure.
- The increasing operating speeds and computing power of microelectronic devices have recently given rise to the need for an increase in the complexity and functionality of the semiconductor structures from which that these devices are fabricated. Hetero-integration of dissimilar semiconductor materials, for example, III/V materials, such as gallium arsenide, gallium nitride, indium aluminum arsenide, and/or germanium with silicon or silicon-germanium substrate, is an attractive path to increasing the functionality and performance of the CMOS platform. In particular, heteroepitaxial growth can be used to fabricate many modern semiconductor devices where lattice-matched substrates are not commercially available or to potentially achieve monolithic integration with silicon microelectronics. Performance and, ultimately, the utility of devices fabricated using a combination of dissimilar semiconductor materials, however, depends on the quality of the resulting structure. Specifically, a low level of dislocation defects is important in a wide variety of semiconductor devices and processes, because dislocation defects partition an otherwise monolithic crystal structure and introduce unwanted and abrupt changes in electrical and optical properties, which, in turn, results in poor material quality and limited performance. In addition, the threading dislocation segments can degrade physical properties of the device material and can lead to premature device failure.
- Dislocation defects typically arise in efforts to epitaxially grow one kind of crystalline material on a substrate of a different kind of material, often referred to as “heterostructure,” due to different crystalline lattice sizes of the two materials. This lattice mismatch between the starting substrate and subsequent layer(s) creates stress during material deposition that generates dislocation defects in the semiconductor structure.
- According to one embodiment of the present invention, a method is provided. The method may include forming a stack of layers including a first semiconductor layer on a substrate, a second semiconductor layer on the first semiconductor layer, and a third semiconductor layer on the second semiconductor layer; converting the second semiconductor layer into a porous semiconductor layer using a porousification process; and forming a fourth semiconductor layer on the third semiconductor layer, wherein the fourth semiconductor layer is relaxed, the third semiconductor layer is strained, and the porous semiconductor layer is partially strained.
- According to another embodiment of the present invention, a method is provided. The method may include forming a stack of layer, the stack of layers includes a base silicon layer on a substrate, a thick silicon layer on the base silicon layer, a thin silicon layer on the thick silicon layer, wherein the thin silicon layer is thinner than the thick silicon layer, the thick silicon layer is relaxed, and the thin silicon layer is relaxed; converting the thick silicon layer into a porous silicon layer using a porousification process; and forming a III-V layer on the thin silicon layer, wherein the III-V layer is relaxed, the thin silicon layer is strained, and the porous silicon layer is partially strained.
- According to another embodiment of the present invention, a structure is provided. The structure may include a stack of layers including a base silicon layer on a substrate, a thick silicon layer on the base silicon layer, and a thin silicon layer on the thick silicon layer, wherein the thin silicon layer is thinner than the thick silicon layer; and a III-V layer directly on the thin silicon layer, wherein the III-V layer is relaxed, the thin silicon layer is strained, and the thick silicon layer is partially strained.
- The following detailed description, given by way of example and not intended to limit the invention solely thereto, will best be appreciated in conjunction with the accompanying drawings, in which:
-
FIG. 1 is a cross section view of a semiconductor structure, according to an exemplary embodiment; -
FIG. 2 is a cross section view of the semiconductor structure and illustrates the conversion of a second semiconductor layer to a porous semiconductor layer, according to an exemplary embodiment; -
FIG. 3 is a cross section view of the semiconductor structure and illustrates the formation of a fourth semiconductor layer on a thin third semiconductor layer, where the third semiconductor layer is on the porous semiconductor layer, according to an exemplary embodiment; -
FIG. 4 is a cross section view of an alternative semiconductor structure and illustrates the conversion of the porous semiconductor layer into a buried oxide (BOX) layer, according to an alternative embodiment; and -
FIG. 5 is a cross section view of an alternative semiconductor structure and illustrates the conversion of the porous semiconductor layer and the third semiconductor layer into an alternative buried oxide (BOX) layer, according to an alternative embodiment. - The drawings are not necessarily to scale. The drawings are merely schematic representations, not intended to portray specific parameters of the invention. The drawings are intended to depict only typical embodiments of the invention. In the drawings, like numbering represents like elements.
- Detailed embodiments of the claimed structures and methods are disclosed herein; however, it can be understood that the disclosed embodiments are merely illustrative of the claimed structures and methods that may be embodied in various forms. This invention may, however, be embodied in many different forms and should not be construed as limited to the exemplary embodiments set forth herein. Rather, these exemplary embodiments are provided so that this disclosure will be thorough and complete and will fully convey the scope of this invention to those skilled in the art. In the description, details of well-known features and techniques may be omitted to avoid unnecessarily obscuring the presented embodiments.
- References in the specification to “one embodiment”, “an embodiment”, “an example embodiment”, etc., indicate that the embodiment described may include a particular feature, structure, or characteristic, but every embodiment may not necessarily include the particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.
- For purposes of the description hereinafter, the terms “upper”, “lower”, “right”. “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the disclosed structures and methods, as oriented in the drawing figures. The terms “overlying”, “atop”, “on top”, “positioned on” or “positioned atop” mean that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure may be present between the first element and the second element. The term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
- In the interest of not obscuring the presentation of embodiments of the present invention, in the following detailed description, some processing steps or operations that are known in the art may have been combined together for presentation and for illustration purposes and in some instances may have not been described in detail. In other instances, some processing steps or operations that are known in the art may not be described at all. It should be understood that the following description is rather focused on the distinctive features or elements of various embodiments of the present invention.
- The present invention generally relates to semiconductor device manufacturing, and more particularly to the formation of a porous silicon structure. Ideally, it may be desirable to fabricate a III-V semiconductor on a silicon layer without defects due to a lattice mismatch. One way to fabricate a III-V semiconductor on a silicon substrate is to use a porous silicon structure to elastically compensate for the lattice mismatch between a substrate and a III-V semiconductor, One embodiment by which to form a III-V semiconductor on a porous silicon structure is described in detail below referring to the accompanying drawings
FIGS. 1-5 . - With reference to
FIG. 1 , a demonstrative illustration of astructure 100 is provided during an intermediate step of a method of fabricating a semiconductor layer on a porous silicon structure according to an embodiment. More specifically, the method can start by forming astack 101. - The
stack 101 may include (from bottom to top) asubstrate 102, afirst semiconductor layer 104, asecond semiconductor layer 106, and athird semiconductor layer 108. Thestack 101 may be formed in a similar fashion to a typical semiconductor-on-insulator (SOI); however, thestack 101 may subsequently include a porous layer with the ability to act as a stress compensator for any lattice mismatch between varying materials. - The
substrate 102 may include; a bulk semiconductor substrate, a layered semiconductor substrate (e.g., Si/SiGe), a silicon-on-insulator substrate (SOI), or a SiGe-on-insulator substrate (SGOI). Thesubstrate 102 may include any semiconductor material known in the art, such as, for example; Si, Ge, SiGe, SiC, SiGeC, Ga, GaAs, InAs, InP, or other elemental or compound semiconductors. Thesubstrate 102 may include, for example; an n-type, p-type, or undoped semiconductor material and may have a monocrystalline, polycrystalline, or amorphous structure. In an embodiment, thesubstrate 102 is highly p-doped silicon having a <100> crystallographic orientation. - The
first semiconductor layer 104 may be formed on thesubstrate 102 using any deposition technique known in the art, such as, for example, epitaxial growth, chemical vapor deposition (CVD), physical vapor deposition (PVD), or atomic layer deposition (ALD). Thefirst semiconductor layer 104 can be any semiconductor material known in the art, such as, for example, silicon or SiGe. In an embodiment, thefirst semiconductor layer 104 is silicon with a boron dopant concentration of about 2E18 cm−3 (i.e., 2×1018 atoms per centimeter cubed) and a thickness of about 1000 Å. In this embodiment, thefirst semiconductor layer 104 may be referred to as having a “low doping concentration” relative to subsequently formed layers. It should be noted, thefirst semiconductor layer 104 may be referred to as a base semiconductor layer or a base silicon layer. - The
second semiconductor layer 106 may be formed on thefirst semiconductor layer 104 using any deposition technique known in the art, such as, for example, epitaxial growth, chemical vapor deposition (CVD), physical vapor deposition (PVD), or atomic layer deposition (ALD). Thesecond semiconductor layer 106 can be any semiconductor material known in the art, such as, for example, silicon or SiGe. Thesecond semiconductor layer 106 may have a thickness ranging from about 100 nm to about 200 nm; however, other thicknesses may be used. In an embodiment, thesecond semiconductor layer 106 is a thick silicon layer grown on thefirst semiconductor layer 104 using epitaxy, where thesecond semiconductor layer 106 has a boron dopant concentration of about 2E20 cm−3 (i.e., 2×1020 atoms per centimeter cubed) and a thickness of about 150 nm. In this embodiment, thesecond semiconductor layer 106 may be referred to as “highly doped” relative to other layers, such as, for example, thefirst semiconductor layer 104. The high doping of thesecond semiconductor layer 106 may help with porousification performed in subsequent steps, both with forming the pores and with making the pores relatively large. It should be noted, thesecond semiconductor layer 106 may be referred to as a relaxed second semiconductor layer or a thick semiconductor layer. - The
third semiconductor layer 108 may be formed on thesecond semiconductor layer 106 using any deposition technique known in the art, such as, for example, epitaxial growth, chemical vapor deposition (CVD), physical vapor deposition (PVD), or atomic layer deposition (ALD). Thethird semiconductor layer 108 can be any semiconductor material known in the art, such as, for example, silicon or SiGe. Thethird semiconductor layer 108 may have a thickness ranging from about 10 nm to about 50 nm; however, other thicknesses may be used. Thethird semiconductor layer 108 may be formed on thesecond semiconductor layer 106 before thesecond semiconductor layer 106 undergoes the above mentioned porousification step (described in detail below with reference toFIG. 2 ). In an embodiment, thethird semiconductor layer 108 is a thin silicon layer grown on thesecond semiconductor layer 106 using epitaxy, where thethird semiconductor layer 108 has a boron dopant concentration of about 2E18 cm−3 (i.e., 2×1018 atoms per centimeter cubed). In this embodiment, thethird semiconductor layer 108 may be referred to as having a “low doping concentration” relative to other layers, such as, for example, thesecond semiconductor layer 106. It should be noted, thethird semiconductor layer 108 may be referred to as a relaxed third semiconductor layer or a thin semiconductor layer. - With reference to
FIG. 2 , a demonstrative illustration of thestructure 100 is provided during an intermediate step of a method of fabricating a semiconductor layer on a porous silicon structure according to an embodiment. More specifically, the method can include converting thesecond semiconductor layer 106 into aporous semiconductor layer 116. - The
second semiconductor layer 106 may be converted into theporous semiconductor layer 116 using any porousification technique know in the art, such as, for example, anodization. In an anodization process, thestructure 100 may be immersed into a hydrofluoric fluoride (HF) bath while applying an electrical bias to thestructure 100, where the HF bath reacts with the second semiconductor layer 106 (e.g., because of the highly doped material of the second semiconductor layer 106) forming pores in thesecond semiconductor layer 106 and converting thesecond semiconductor layer 106 into theporous semiconductor layer 116. One benefit of having thethird semiconductor layer 108 may include providing a uniform current flow during the anodization process due to the low doping concentration. - In general, the HF anodization converts p-doped single crystal silicon into porous silicon. The rate of formation and the nature of the porous silicon so-formed (porosity and microstructure) is determined by both the material properties (i.e., doping type and concentration) as well as the reaction conditions of the anodization process itself (current density, bias, illumination and additives in the HF-containing solution). More specifically, the porous silicon forms with greatly increased efficiency in the higher doped regions and therefore, the
second semiconductor layer 106 is efficiently converted into theporous semiconductor layer 116. - The term “HF-containing solution” or “HF bath” may include concentrated HF (49%), a mixture of HF and water, a mixture of HF and a monohydric alcohol such as methanol, ethanol, propanol, etc, or HF mixed with at least one surfactant. The amount of surfactant that is present in the HF solution is typically from about 1% to about 50%, based on 49% HF.
- In this embodiment, the porousification process is followed up with a conventional hydrogen (H2) anneal process that: (i) removes the light boron doping in the
third semiconductor layer 108; (ii) closes small pores in thethird semiconductor layer 108; and (iii) does not affect the relatively large pores formed inporous semiconductor layer 116. - With reference to
FIG. 3 , a demonstrative illustration of thestructure 100 is provided during an intermediate step of a method of fabricating a semiconductor layer on a porous silicon structure according to an embodiment. More specifically, the method can include forming aforth semiconductor layer 110 on thethird semiconductor layer 108. - The
forth semiconductor layer 110 may be formed on thethird semiconductor layer 108 using any deposition technique known in the art, such as, for example, epitaxial growth, chemical vapor deposition (CVD), physical vapor deposition (PVD), or atomic layer deposition (ALD). Theforth semiconductor layer 110 may have a thickness ranging from about 500 nm to about 1 μm; however, other thicknesses may be used. In an embodiment, theforth semiconductor layer 110 is a III-V semiconductor with a thickness of about 100 nm. - Typically, when a III-V semiconductor is grown on a silicon seed layer, the III-V semiconductor may be forced to match the lattice structure of the seed layer because of the large lattice mismatch between silicon (5.4 Å) and III-V semiconductor (5.6 Å-6.4 Å). Therefore, the III-V semiconductor may be under stress and misfit dislocations or defects may form between the seed layer and a critical thickness of the III-V semiconductor, at which time the III-V semiconductor may relax. However, in the exemplary embodiment, the
porous semiconductor layer 116 may be soft and may accommodate the high lattice mismatch between the fourth semiconductor layer 110 (e.g., a III-V semiconductor) and the third semiconductor layer 108 (e.g., a silicon seed layer). Theporous semiconductor layer 116 may compensate for stress due to the lattice mismatch because the third semiconductor layer 108 (on top of the porous semiconductor layer 116) may have a relatively thin thickness. The thinthird semiconductor layer 108 may stretch to match the lattice structure of thefourth semiconductor layer 110, where theporous semiconductor layer 116 can allow for stretching of thethird semiconductor layer 108 because of the porous characteristics described above. Thefourth semiconductor layer 110 may be formed in a relaxed state (e.g., low defects) because of the stress consumed by thethird semiconductor layer 108 facilitated by theporous semiconductor layer 116. - One benefit of forming a III-V semiconductor having low defects on silicon may allow for co-integration of a separate pFET device grown in an adjacent region on the same silicon seed layer. For example, a separate pFET device can be a silicon fin formed on the same silicon seed layer (i.e., the third semiconductor layer 108) and adjacent to the
fourth semiconductor layer 110, such that the similar lattice structure will not stretch thethird semiconductor layer 108 beneath the silicon fin. - With reference to
FIG. 4 , a demonstrative illustration of astructure 200 is provided during an intermediate step of a method of fabricating a semiconductor layer on a porous silicon structure according to an alternative embodiment. Thestructure 200 may be substantially similar in all respect to thestructure 100, described above, and undergo additional processing. More specifically, the method can further include converting theporous semiconductor layer 116 into a buried oxide (BOX)layer 216. - The
porous semiconductor layer 116 may be converted into theBOX layer 216 using any oxidation technique known in the art, such as, for example, dry oxidation. The oxidation may convert theporous semiconductor layer 116 only because of the porous characteristics described above. Thermal oxidation may be performed in a dry oxidizing ambient atmosphere and at a temperature ranging from about 750° C. to about 1100° C. to convert theporous layer 116 into theBOX layer 216. In an embodiment, thestructure 200 may include thefourth semiconductor layer 110 on thethird semiconductor layer 108, where thethird semiconductor layer 108 is on theBOX layer 216. - With reference to
FIG. 5 , a demonstrative illustration of astructure 300 is provided during an intermediate step of a method of fabricating a semiconductor layer on a porous silicon structure according to an embodiment. Thestructure 300 may be substantially similar in all respect to thestructure 100, described above, and undergo additional processing. More specifically, the method can include converting both theporous semiconductor layer 116 and thethird semiconductor layer 108 into a buried oxide layer (BOX) 316. - The
porous semiconductor layer 116 and thethird semiconductor layer 108 may both be converted into theBOX layer 316 using any oxidation technique known in the art, such as, for example, dry oxidation. In an embodiment, thealternative structure 300 may include thefourth semiconductor layer 110 directly on theBOX layer 316. - The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The terminology used herein was chosen to best explain the principles of the embodiment, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/018,304 US20190043956A1 (en) | 2015-03-12 | 2018-06-26 | Low defect iii-v semiconductor template on porous silicon |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/645,449 US10032870B2 (en) | 2015-03-12 | 2015-03-12 | Low defect III-V semiconductor template on porous silicon |
US16/018,304 US20190043956A1 (en) | 2015-03-12 | 2018-06-26 | Low defect iii-v semiconductor template on porous silicon |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/645,449 Division US10032870B2 (en) | 2015-03-12 | 2015-03-12 | Low defect III-V semiconductor template on porous silicon |
Publications (1)
Publication Number | Publication Date |
---|---|
US20190043956A1 true US20190043956A1 (en) | 2019-02-07 |
Family
ID=56887963
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/645,449 Expired - Fee Related US10032870B2 (en) | 2015-03-12 | 2015-03-12 | Low defect III-V semiconductor template on porous silicon |
US16/018,304 Abandoned US20190043956A1 (en) | 2015-03-12 | 2018-06-26 | Low defect iii-v semiconductor template on porous silicon |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/645,449 Expired - Fee Related US10032870B2 (en) | 2015-03-12 | 2015-03-12 | Low defect III-V semiconductor template on porous silicon |
Country Status (1)
Country | Link |
---|---|
US (2) | US10032870B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102020103197A1 (en) | 2020-02-07 | 2021-08-12 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung eingetragener Verein | Semiconductor structure for a semiconductor component and method for producing such a semiconductor structure |
DE102020119953A1 (en) | 2020-07-29 | 2022-02-03 | Infineon Technologies Ag | Method of forming a semiconductor device |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10833175B2 (en) * | 2015-06-04 | 2020-11-10 | International Business Machines Corporation | Formation of dislocation-free SiGe finFET using porous silicon |
US10453683B2 (en) * | 2017-03-23 | 2019-10-22 | International Business Machines Corporation | Post growth heteroepitaxial layer separation for defect reduction in heteroepitaxial films |
US10741452B2 (en) * | 2018-10-29 | 2020-08-11 | International Business Machines Corporation | Controlling fin hardmask cut profile using a sacrificial epitaxial structure |
JP2022541172A (en) * | 2019-07-19 | 2022-09-22 | アイキューイー ピーエルシー | Semiconductor material with tunable dielectric constant and tunable thermal conductivity |
WO2021050731A1 (en) * | 2019-09-10 | 2021-03-18 | The Regents Of The University Of California | Method for relaxing semiconductor films including the fabrication of pseudo-substrates |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5644156A (en) * | 1994-04-14 | 1997-07-01 | Kabushiki Kaisha Toshiba | Porous silicon photo-device capable of photoelectric conversion |
US6107213A (en) * | 1996-02-01 | 2000-08-22 | Sony Corporation | Method for making thin film semiconductor |
US20090001416A1 (en) * | 2007-06-28 | 2009-01-01 | National University Of Singapore | Growth of indium gallium nitride (InGaN) on porous gallium nitride (GaN) template by metal-organic chemical vapor deposition (MOCVD) |
US8722526B2 (en) * | 2012-07-27 | 2014-05-13 | Veeco Ald Inc. | Growing of gallium-nitrade layer on silicon substrate |
US9206524B2 (en) * | 2010-01-27 | 2015-12-08 | Yale University | Conductivity based on selective etch for GaN devices and applications thereof |
US9330906B2 (en) * | 2013-05-01 | 2016-05-03 | Sensor Electronic Technology, Inc. | Stress relieving semiconductor layer |
US9412902B2 (en) * | 2014-02-22 | 2016-08-09 | Sensor Electronic Technology, Inc. | Semiconductor structure with stress-reducing buffer structure |
US9496435B2 (en) * | 2013-05-22 | 2016-11-15 | W&Wsens Devices, Inc. | Microstructure enhanced absorption photosensitive devices |
Family Cites Families (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4806996A (en) | 1986-04-10 | 1989-02-21 | American Telephone And Telegraph Company, At&T Bell Laboratories | Dislocation-free epitaxial layer on a lattice-mismatched porous or otherwise submicron patterned single crystal substrate |
US4982263A (en) * | 1987-12-21 | 1991-01-01 | Texas Instruments Incorporated | Anodizable strain layer for SOI semiconductor structures |
EP1179842A3 (en) * | 1992-01-31 | 2002-09-04 | Canon Kabushiki Kaisha | Semiconductor substrate and method for preparing same |
SG67458A1 (en) * | 1996-12-18 | 1999-09-21 | Canon Kk | Process for producing semiconductor article |
CA2231625C (en) * | 1997-03-17 | 2002-04-02 | Canon Kabushiki Kaisha | Semiconductor substrate having compound semiconductor layer, process for its production, and electronic device fabricated on semiconductor substrate |
CA2233115C (en) * | 1997-03-27 | 2002-03-12 | Canon Kabushiki Kaisha | Semiconductor substrate and method of manufacturing the same |
US6407441B1 (en) * | 1997-12-29 | 2002-06-18 | Texas Instruments Incorporated | Integrated circuit and method of using porous silicon to achieve component isolation in radio frequency applications |
JPH11243076A (en) * | 1998-02-26 | 1999-09-07 | Canon Inc | Anodization method and apparatus and manufacture of semiconductor substrate |
US6794805B1 (en) * | 1998-05-26 | 2004-09-21 | Matsushita Electric Works, Ltd. | Field emission electron source, method of producing the same, and use of the same |
US6344375B1 (en) * | 1998-07-28 | 2002-02-05 | Matsushita Electric Industrial Co., Ltd | Substrate containing compound semiconductor, method for manufacturing the same and semiconductor device using the same |
CN1250945A (en) | 1998-09-04 | 2000-04-19 | 佳能株式会社 | Semiconductor substrate and its mfg. method |
US5950094A (en) * | 1999-02-18 | 1999-09-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for fabricating fully dielectric isolated silicon (FDIS) |
US6417069B1 (en) * | 1999-03-25 | 2002-07-09 | Canon Kabushiki Kaisha | Substrate processing method and manufacturing method, and anodizing apparatus |
JP4521542B2 (en) | 1999-03-30 | 2010-08-11 | ルネサスエレクトロニクス株式会社 | Semiconductor device and semiconductor substrate |
JP4604307B2 (en) * | 2000-01-27 | 2011-01-05 | ソニー株式会社 | Imaging apparatus, method for manufacturing the same, and camera system |
US6602767B2 (en) * | 2000-01-27 | 2003-08-05 | Canon Kabushiki Kaisha | Method for transferring porous layer, method for making semiconductor devices, and method for making solar battery |
US6573126B2 (en) | 2000-08-16 | 2003-06-03 | Massachusetts Institute Of Technology | Process for producing semiconductor article using graded epitaxial growth |
US6602760B2 (en) * | 2000-12-21 | 2003-08-05 | Interuniversitair Microelektronica Centrum (Imec) | Method of producing a semiconductor layer on a substrate |
KR100442105B1 (en) | 2001-12-03 | 2004-07-27 | 삼성전자주식회사 | Method of forming soi type substrate |
FR2839505B1 (en) * | 2002-05-07 | 2005-07-15 | Univ Claude Bernard Lyon | METHOD FOR MODIFYING THE PROPERTIES OF A THIN LAYER AND SUBSTRATE USING THE PROCESS |
US6995430B2 (en) * | 2002-06-07 | 2006-02-07 | Amberwave Systems Corporation | Strained-semiconductor-on-insulator device structures |
JP2004134672A (en) * | 2002-10-11 | 2004-04-30 | Sony Corp | Method and apparatus for manufacturing super-thin semiconductor device and super-thin backlighting type solid-state imaging device |
KR100679737B1 (en) | 2003-05-19 | 2007-02-07 | 도시바세라믹스가부시키가이샤 | A method for manufacturing a silicon substrate having a distorted layer |
JP2005011915A (en) | 2003-06-18 | 2005-01-13 | Hitachi Ltd | Semiconductor device, semiconductor circuit module and its manufacturing method |
US7125458B2 (en) | 2003-09-12 | 2006-10-24 | International Business Machines Corporation | Formation of a silicon germanium-on-insulator structure by oxidation of a buried porous silicon layer |
EP1583139A1 (en) * | 2004-04-02 | 2005-10-05 | Interuniversitaire Microelectronica Centrum vzw ( IMEC) | Method for depositing a group III-nitride material on a silicon substrate and device therefor |
US7410883B2 (en) * | 2005-04-13 | 2008-08-12 | Corning Incorporated | Glass-based semiconductor on insulator structures and methods of making same |
DE102005047149A1 (en) * | 2005-09-30 | 2007-04-12 | Osram Opto Semiconductors Gmbh | Epitaxial substrate, component manufactured therewith and corresponding manufacturing methods |
US7767541B2 (en) | 2005-10-26 | 2010-08-03 | International Business Machines Corporation | Methods for forming germanium-on-insulator semiconductor structures using a porous layer and semiconductor structures formed by these methods |
US7365399B2 (en) * | 2006-01-17 | 2008-04-29 | International Business Machines Corporation | Structure and method to form semiconductor-on-pores (SOP) for high device performance and low manufacturing cost |
US20080171424A1 (en) * | 2007-01-16 | 2008-07-17 | Sharp Laboratories Of America, Inc. | Epitaxial growth of GaN and SiC on silicon using nanowires and nanosize nucleus methodologies |
US7833884B2 (en) * | 2007-11-02 | 2010-11-16 | International Business Machines Corporation | Strained semiconductor-on-insulator by Si:C combined with porous process |
US20090217967A1 (en) * | 2008-02-29 | 2009-09-03 | International Business Machines Corporation | Porous silicon quantum dot photodetector |
US7772096B2 (en) * | 2008-07-10 | 2010-08-10 | International Machines Corporation | Formation of SOI by oxidation of silicon with engineered porosity gradient |
US8815618B2 (en) * | 2008-08-29 | 2014-08-26 | Tsmc Solid State Lighting Ltd. | Light-emitting diode on a conductive substrate |
US8157978B2 (en) * | 2009-01-29 | 2012-04-17 | International Business Machines Corporation | Etching system and method for forming multiple porous semiconductor regions with different optical and structural properties on a single semiconductor wafer |
US9012253B2 (en) * | 2009-12-16 | 2015-04-21 | Micron Technology, Inc. | Gallium nitride wafer substrate for solid state lighting devices, and associated systems and methods |
US20130000715A1 (en) * | 2011-03-28 | 2013-01-03 | Solexel, Inc. | Active backplane for thin silicon solar cells |
FR2967812B1 (en) * | 2010-11-19 | 2016-06-10 | S O I Tec Silicon On Insulator Tech | ELECTRONIC DEVICE FOR RADIOFREQUENCY OR POWER APPLICATIONS AND METHOD OF MANUFACTURING SUCH A DEVICE |
FR2977260B1 (en) * | 2011-06-30 | 2013-07-19 | Soitec Silicon On Insulator | PROCESS FOR PRODUCING A THICK EPITAXIAL LAYER OF GALLIUM NITRIDE ON A SILICON SUBSTRATE OR THE LIKE AND LAYER OBTAINED BY SAID METHOD |
US9224904B1 (en) * | 2011-07-24 | 2015-12-29 | Ananda Kumar | Composite substrates of silicon and ceramic |
US8791502B2 (en) | 2011-10-09 | 2014-07-29 | The Institute of Microelectronics Chinese Academy of Science | Semiconductor device and method of manufacturing the same |
KR20140138817A (en) * | 2012-02-29 | 2014-12-04 | 솔렉셀, 인크. | Structures and methods for high efficiency compound semiconductor solar cells |
US9343303B2 (en) * | 2014-03-20 | 2016-05-17 | Samsung Electronics Co., Ltd. | Methods of forming low-defect strain-relaxed layers on lattice-mismatched substrates and related semiconductor structures and devices |
US9601624B2 (en) * | 2014-12-30 | 2017-03-21 | Globalfoundries Inc | SOI based FINFET with strained source-drain regions |
-
2015
- 2015-03-12 US US14/645,449 patent/US10032870B2/en not_active Expired - Fee Related
-
2018
- 2018-06-26 US US16/018,304 patent/US20190043956A1/en not_active Abandoned
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5644156A (en) * | 1994-04-14 | 1997-07-01 | Kabushiki Kaisha Toshiba | Porous silicon photo-device capable of photoelectric conversion |
US6107213A (en) * | 1996-02-01 | 2000-08-22 | Sony Corporation | Method for making thin film semiconductor |
US20090001416A1 (en) * | 2007-06-28 | 2009-01-01 | National University Of Singapore | Growth of indium gallium nitride (InGaN) on porous gallium nitride (GaN) template by metal-organic chemical vapor deposition (MOCVD) |
US9206524B2 (en) * | 2010-01-27 | 2015-12-08 | Yale University | Conductivity based on selective etch for GaN devices and applications thereof |
US8722526B2 (en) * | 2012-07-27 | 2014-05-13 | Veeco Ald Inc. | Growing of gallium-nitrade layer on silicon substrate |
US9330906B2 (en) * | 2013-05-01 | 2016-05-03 | Sensor Electronic Technology, Inc. | Stress relieving semiconductor layer |
US9496435B2 (en) * | 2013-05-22 | 2016-11-15 | W&Wsens Devices, Inc. | Microstructure enhanced absorption photosensitive devices |
US9412902B2 (en) * | 2014-02-22 | 2016-08-09 | Sensor Electronic Technology, Inc. | Semiconductor structure with stress-reducing buffer structure |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102020103197A1 (en) | 2020-02-07 | 2021-08-12 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung eingetragener Verein | Semiconductor structure for a semiconductor component and method for producing such a semiconductor structure |
DE102020119953A1 (en) | 2020-07-29 | 2022-02-03 | Infineon Technologies Ag | Method of forming a semiconductor device |
US11742215B2 (en) | 2020-07-29 | 2023-08-29 | Infineon Technologies Ag | Methods for forming a semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US10032870B2 (en) | 2018-07-24 |
US20160268123A1 (en) | 2016-09-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20190043956A1 (en) | Low defect iii-v semiconductor template on porous silicon | |
US9984872B2 (en) | Fabrication and structures of crystalline material | |
US10961639B2 (en) | Epitaxial growth of crystalline material | |
US7550370B2 (en) | Method of forming thin SGOI wafers with high relaxation and low stacking fault defect density | |
EP2299475A1 (en) | Improved fabrication and structures of crystalline material | |
US8956453B2 (en) | Method for producing a crystalline germanium layer on a substrate | |
US7750367B2 (en) | Semiconductor member, manufacturing method thereof, and semiconductor device | |
JP2006511096A (en) | Method for protecting a strained semiconductor substrate layer during a CMOS process | |
US9627491B2 (en) | Aspect ratio trapping and lattice engineering for III/V semiconductors | |
WO2006007396A1 (en) | Strained silicon-on-silicon by wafer bonding and layer transfer | |
Yu et al. | p-Channel Ge MOSFET by selectively heteroepitaxially grown Ge on Si | |
CN100429761C (en) | Formation of a silicon germanium-on-insulator structure by oxidation of a buried porous silicon layer | |
US9842900B2 (en) | Graded buffer layers with lattice matched epitaxial oxide interlayers | |
TW580727B (en) | Semiconductor substrate, field effect transistor, and manufacturing method for the same | |
US10438858B2 (en) | Low-cost SOI FinFET technology | |
US9536736B2 (en) | Reducing substrate bowing caused by high percentage sige layers | |
US9570297B1 (en) | Elimination of defects in long aspect ratio trapping trench structures | |
CN111739788A (en) | Method for preparing germanium-silicon semiconductor material layer and germanium-silicon semiconductor material layer | |
WO2006039715A1 (en) | Semiconductor devices having bonded interfaces and methods for making the same | |
Asadollahi et al. | Fabrication of Relaxed Germanium on Insulator via Room Temperature Wafer Bonding | |
Claeys et al. | Defect aspects of Ge-on-Si materials and devices | |
EP2167701A1 (en) | Method for providing a crystalline germanium layer on a substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DE SOUZA, JOEL P.;FOGEL, KEITH E.;REZNICEK, ALEXANDER;AND OTHERS;REEL/FRAME:046204/0881 Effective date: 20150303 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: APPLICATION DISPATCHED FROM PREEXAM, NOT YET DOCKETED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |