US9536736B2 - Reducing substrate bowing caused by high percentage sige layers - Google Patents

Reducing substrate bowing caused by high percentage sige layers Download PDF

Info

Publication number
US9536736B2
US9536736B2 US14/613,419 US201514613419A US9536736B2 US 9536736 B2 US9536736 B2 US 9536736B2 US 201514613419 A US201514613419 A US 201514613419A US 9536736 B2 US9536736 B2 US 9536736B2
Authority
US
United States
Prior art keywords
sige
layer
substrate
approximately
carbon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US14/613,419
Other versions
US20160225618A1 (en
Inventor
Stephen W. Bedell
Keith E. Fogel
Alexander Reznicek
Devendra K. Sadana
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Elpis Technologies Inc
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US14/613,419 priority Critical patent/US9536736B2/en
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BEDELL, STEPHEN W., FOGEL, KEITH E., REZNICEK, ALEXANDER, SADANA, DEVENDRA K.
Publication of US20160225618A1 publication Critical patent/US20160225618A1/en
Application granted granted Critical
Publication of US9536736B2 publication Critical patent/US9536736B2/en
Assigned to ELPIS TECHNOLOGIES INC. reassignment ELPIS TECHNOLOGIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERNATIONAL BUSINESS MACHINES CORPORATION
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/0257—Doping during depositing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • H01L29/1029—Channel region of field-effect devices of field-effect transistors
    • H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/105—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with vertical doping variation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • H01L29/1029—Channel region of field-effect devices of field-effect transistors
    • H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/167—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System further characterised by the doping material

Definitions

  • the present invention relates generally to semiconductor devices, and more particularly, to a structure and method for reducing substrate bowing resulting from the formation of strained SiGe layers having a high percentage of germanium on silicon substrates.
  • FET field effect transistor
  • stress i.e., compressive or tensile
  • the bandstructure of SiGe becomes more germanium-like as the concentration of germanium reaches 85% and above. Because of the increased carrier mobility at these bandstructures, 85% SiGe to pure germanium is a potential candidate to be used in the channels of devices having a 7 nm or lower node.
  • CMOS complementary metal oxide semiconductor
  • SiGe or pure germanium layers may be formed on a silicon substrate.
  • CMOS complementary metal oxide semiconductor
  • forming 85%-99% SiGe or pure germanium on silicon is very challenging due to the high lattice mismatch of 3.6% or more.
  • the lattice mismatch between the SiGe and the silicon may cause defects in the SiGe layer such as dislocations and stacking faults.
  • the SiGe layers may be grown very thick (5-10 microns or more) and may be graded in order to trap most of the defects at the interface.
  • the defect-free upper portion of the SiGe layer may then be smart cut wafer bonded onto a silicon handle wafer to form a silicon germanium on insulator (SGOI) wafer.
  • SGOI silicon germanium on insulator
  • a method of reducing bowing of a substrate underlying a high concentration SiGe layer during annealing may include: forming a SiGe:C layer on the substrate, wherein the SiGe:C layer is doped with carbon atoms during epitaxial growth using a gaseous precursor, and wherein a concentration of the carbon atoms in the SiGe:C layer ranges from approximately 1 ⁇ 10 17 cm ⁇ 3 to approximately 5 ⁇ 10 19 cm-3.
  • a method may include: forming a SiGe:C layer on a substrate using an epitaxial growth process, wherein the SiGe:C layer is doped with carbon atoms during epitaxial growth using a gaseous precursor, and wherein a concentration of the carbon atoms in the SiGe:C layer ranges from approximately 1 ⁇ 10 17 cm 3 to approximately 5 ⁇ 10 19 cm-3; and annealing the SiGe:C layer and the substrate, wherein the carbon dopants in the SiGe:C layer reduce tensile strain development within the SiGe:C layer during the annealing process, thereby reducing bowing in the substrate.
  • a structure may include: a substrate; and a SiGe:C layer on the substrate, wherein the SiGe:C layer comprises a silicon-germanium alloy with at least 85% germanium, and carbon dopants atoms in a concentration ranging from approximately 1 ⁇ 10 17 cm ⁇ 3 to approximately 5 ⁇ 10 19 cm-3.
  • FIG. 1 is a cross section view illustrating forming a SiGe:C layer on a substrate, according an embodiment of the present invention.
  • FIG. 2 is a cross section view illustrating forming a SiGe:C layer between high concentration SiGe layers, according an embodiment of the present invention.
  • FIG. 3 is a chart illustrating the influence of carbon concentration on residual strain in a SiGe:C layer, according an embodiment of the present invention.
  • FIG. 4 is a chart illustrating the influence of carbon concentration in a SiGe:C layer on the amount of substrate bowing of an exemplary 300 mm silicon substrate, according an embodiment of the present invention.
  • the terms “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the disclosed structures and methods, as oriented in the drawing figures. It will be understood that when an element such as a layer, region, or substrate is referred to as being “on”, “over”, “beneath”, “below”, or “under” another element, it may be present on or below the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on”, “directly over”, “directly beneath”, “directly below”, or “directly contacting” another element, there may be no intervening elements present.
  • epitaxial growth and/or deposition and “epitaxially formed and/or grown” are used throughout the present application to denote the growth of a semiconductor material on a deposition surface of a semiconductor material, in which the semiconductor material being grown has the same crystalline characteristics as the semiconductor material of the deposition surface.
  • the chemical reactants provided by the source gases are controlled and the system parameters are set so that the depositing atoms arrive at the deposition surface of a semiconductor material with sufficient energy to move around on the surface and orient themselves to the crystal arrangement of the atoms of the deposition surface. Therefore, an epitaxial semiconductor material that is formed by an epitaxial deposition process has the same crystalline characteristics as the deposition surface on which it is formed.
  • additional layers may be deposited on the epitaxial material to facilitate wafer bonding and an annealing process may be performed to set the additional layers.
  • the temperature for the epitaxial deposition may range from approximately 400° C. to approximately 900° C.
  • the temperature of the annealing process may range from approximately 500° C. to approximately 1500° C.
  • the present invention relates generally to semiconductor devices and more particularly, to a structure and method for reducing substrate bowing resulting from the formation of relaxed SiGe layers having a high percentage of germanium on silicon substrates.
  • This “high concentration SiGe” may have a germanium concentration ranging from approximately 85% to approximately 99%.
  • an annealing step may be performed. The high temperature of the anneal may cause the microstructure of the SiGe to change, introducing a tensile stress into the previously relaxed SiGe layer. This tensile stress may be significant enough to cause the underlying silicon substrate to bow and, if the SiGe layer is thick enough (i.e., more than 4 microns in the case of a 300 mm substrate), result in the substrate ultimately breaking.
  • Embodiments of the present invention may utilize carbon doping during the growth of a high concentration SiGe layer to form a SiGe:C layer that may reduce stress in a high mobility layer formed on a silicon substrate.
  • the SiGe:C layer may be in contact with the silicon substrate.
  • the SiGe:C layer may be an interlayer between undoped high concentration SiGe layers.
  • the addition of carbon atoms may reduce the tensile strain within the SiGe:C layer itself and in adjacent undoped SiGe layers. The reduction in tensile strain may, in turn, reduce substrate bowing and breaking. Preferred techniques and structures may be described below with reference to FIGS. 1-4 .
  • the structure 100 may include a substrate 102 with a high mobility layer 108 , composed of one or more high concentration SiGe layers, formed thereon.
  • the substrate 102 may be a bulk semiconductor substrate or a silicon on insulator (SOI) substrate.
  • SOI silicon on insulator
  • the substrate 102 may be made from any of several known semiconductor materials such as, for example, silicon, germanium, silicon-germanium alloy, carbon-doped silicon, carbon-doped silicon-germanium alloy, and compound (e.g. III-V and II-VI) semiconductor materials.
  • Non-limiting examples of compound semiconductor materials include gallium arsenide, indium arsenide, and indium phosphide.
  • the substrate 102 may be composed of silicon.
  • the substrate 102 may be approximately, but is not limited to, several hundred microns thick.
  • the substrate 102 may have a thickness ranging from approximately 0.5 mm to approximately 1.5 mm.
  • the substrate 102 may have a diameter of approximately 300 mm.
  • a SiGe:C layer 104 may be formed directly on the substrate 102 .
  • a SiGe layer 106 may then be formed on the SiGe:C layer 104 .
  • the SiGe:C layer 104 may be composed of high concentration SiGe that has been doped with carbon atoms during formation. In an embodiment, the concentration of germanium in the SiGe:C layer 104 may be approximately 85%.
  • the SiGe:C layer 104 may have a thickness ranging from approximately 500 nm to several micrometers. In an embodiment, the thickness of the SiGe:C layer 104 may be equal to or greater than 15 ⁇ m.
  • the SiGe:C layer 104 may be formed using a conventional epitaxial growth process, during which the SiGe:C layer 104 may be doped with carbon using a gaseous carbon precursor.
  • the carbon precursor may be monomethylsilane (MMS).
  • the carbon precursor may be monomethylgermane (MMG).
  • MMG precursor has no silicon atoms present in the molecule and therefore may not lower the concentration of germanium in the SiGe layer or add trace levels of silicon to layers of pure Ge.
  • the carbon precursor may be introduced during the epitaxial growth process in a carbon precursor containing gas mixture.
  • the carbon precursor containing gas may be composed of 5% carbon precursor in a dilutant gas, such as, for example, argon.
  • the carbon precursor may have a partial pressure of approximately 0.01 millitorr to approximately 1 millitorr in order to achieve low doping levels within the SiGe:C layer 104 .
  • the carbon precursor containing gas may be introduced at a flow rate ranging from approximately 1 standard cubic centimeters per minute (SCCM) to approximately 20 SCCM, although lesser and greater values are considered.
  • SCCM standard cubic centimeters per minute
  • the partial pressure of the carbon precursor may remain constant throughout the epitaxial growth process, resulting in a consistent concentration of carbon throughout the SiGe:C layer 104 .
  • the partial pressure of the carbon precursor may be varied during the epitaxial growth process, resulting in a carbon concentration that is graded throughout the SiGe:C layer 104 .
  • the partial pressure of the carbon precursor may be stopped during the epitaxial growth process, resulting in interlayers of carbon atoms throughout the SiGe:C layer 104 separated by undoped SiGe.
  • the doping levels of carbon atoms in the SiGe:C layer 104 may range from approximately 1 ⁇ 10 17 cm ⁇ 3 to approximately 5 ⁇ 10 19 cm ⁇ 3 .
  • the carbon atoms may be incorporated into interstitial sites in the lattice of the SiGe:C layer 104 , which have no influence on the strain state of the SiGe:C layer 104 . Because of this location and the low overall carbon concentration, the strain level of the epitaxially grown SiGe:C layer 104 may remain relatively unchanged or may change only by a small amount.
  • the SiGe layer 106 may be formed on the SiGe:C layer 104 .
  • the SiGe layer 106 may be formed using a conventional epitaxial growth process. In an embodiment, the SiGe layer 106 may be formed during the same epitaxial growth process as the SiGe:C layer 104 .
  • the SiGe layer 106 may be composed of high concentration SiGe.
  • the concentration of germanium in the SiGe layer 106 may be similar to the concentration of Ge in the SiGe:C layer 104 . In an embodiment, the concentration of Ge in the SiGe layer 106 may be approximately 85%.
  • the SiGe layer 106 may have a thickness ranging from approximately 500 nm to several micrometers. In an embodiment, the thickness of the SiGe layer 106 may be greater than 15 ⁇ m.
  • the presence of carbon may prohibit dislocations in the crystalline lattice of the SiGe layers from moving, thereby reducing stacking faults as well as preventing the dislocations from extending upward from the substrate interface and through the high mobility layer 108 .
  • the structure 100 may be annealed by a conventional temperature annealing process as described above, without causing the bowing or breakage in the substrate 102 that may occur in non-doped samples.
  • Structure 200 may include a substrate 202 with a high mobility layer 210 formed thereon.
  • a first SiGe layer 204 may be formed directly on the substrate 202 .
  • the substrate 202 may be a bulk semiconductor substrate.
  • the substrate 202 may be made from any of several known semiconductor materials such as, for example, silicon, germanium, silicon-germanium alloy, carbon-doped silicon, carbon-doped silicon-germanium alloy, and compound (e.g. III-V and II-VI) semiconductor materials.
  • Non-limiting examples of compound semiconductor materials include gallium arsenide, indium arsenide, and indium phosphide.
  • the substrate 202 may be composed of silicon.
  • the substrate 202 may be approximately, but is not limited to, several hundred microns thick.
  • the substrate 202 may have a thickness ranging from approximately 0.5 mm to approximately 1.5 mm.
  • the substrate 202 may have a diameter of approximately 300 mm.
  • the first SiGe layer 204 may be formed on the substrate 202 using a conventional epitaxial growth process.
  • the first SiGe layer 204 may be composed of high concentration SiGe. In an embodiment, the concentration of Ge in the first SiGe layer 204 may be approximately 85%.
  • the first SiGe layer 204 may have a thickness ranging from approximately 500 nm to several micrometers. In an embodiment, the thickness of the first SiGe layer 204 may be equal to or greater than 15 ⁇ m.
  • a SiGe:C layer 206 may be formed on the first SiGe layer 204 .
  • the SiGe:C layer 206 may be formed during the same epitaxial growth process used to form the first SiGe layer 204 .
  • the SiGe:C layer 206 may be composed of high concentration SiGe that has been doped with carbon atoms during formation.
  • the concentration of germanium in the SiGe:C layer 206 may be similar to the concentration of germanium in the first SiGe layer 204 . In an embodiment, the concentration of germanium in the SiGe:C layer 206 may be approximately 85%.
  • the SiGe:C layer 206 may have a thickness ranging from approximately 500 nm to several micrometers.
  • the thickness of the SiGe:C layer 206 may be equal to or greater than 15 ⁇ m.
  • the SiGe:C layer 206 may be formed using a conventional epitaxial growth process, during which the SiGe:C layer 206 may be doped with carbon using a gaseous carbon precursor.
  • the carbon precursor may be monomethylsilane (MMS).
  • the carbon precursor may be monomethylgermane (MMG). The MMG precursor has no silicon atoms present in the molecule and therefore may not lower the concentration of germanium in the SiGe layer or add trace levels of silicon to layers of pure Ge.
  • the carbon precursor may be introduced during the epitaxial growth process in a carbon precursor containing gas mixture.
  • the carbon precursor containing gas may be composed of 5% carbon precursor in a dilutant gas, such as, for example, argon.
  • the carbon precursor may have a partial pressure of approximately 0.01 to 1 millitorr in order to achieve low doping levels within the SiGe:C layer 206 .
  • the carbon precursor containing gas may be introduced at a flow rate ranging from approximately 1 standard cubic centimeters per minute (SCCM) to approximately 20 SCCM, although lesser and greater values are considered.
  • SCCM standard cubic centimeters per minute
  • the partial pressure of the carbon precursor may remain constant throughout the epitaxial growth process, resulting in a consistent concentration of carbon throughout the SiGe:C layer 206 .
  • the partial pressure of the carbon precursor may be varied during the epitaxial growth process, resulting in a carbon concentration that is graded throughout the SiGe:C layer 206 .
  • the partial pressure of the carbon precursor may be stopped during the epitaxial growth process, resulting in interlayers of carbon atoms throughout the SiGe:C layer 206 separated by undoped SiGe.
  • the doping levels of carbon atoms in the SiGe:C layer 206 may range from approximately 1 ⁇ 10 17 cm ⁇ 3 to approximately 5 ⁇ 10 19 cm ⁇ 3 .
  • the carbon atoms may be incorporated into interstitial sites in the lattice of the SiGe:C layer 206 , which have no influence on the strain state of the SiGe:C layer 206 . Because of this location and the low overall carbon concentration, the strain level of the SiGe:C layer 206 may remain relatively unchanged or may change only by a small amount.
  • a second SiGe layer 208 may be formed on the SiGe:C layer 206 .
  • the second SiGe layer 208 may be formed using a conventional epitaxial growth process. In an embodiment, the second SiGe layer 208 may be formed during the same epitaxial growth process as the SiGe:C layer 206 .
  • the second SiGe layer 208 may be composed of high concentration SiGe.
  • the concentration of germanium in the second SiGe layer 208 may be similar to the concentration of germanium in the first SiGe layer 204 . In an embodiment, the concentration of germanium in the second SiGe layer 208 may be approximately 85%.
  • the second SiGe layer 208 may have a thickness ranging from approximately 500 nm to several micrometers.
  • the thickness of the second SiGe layer 208 may be equal to or greater than 15 ⁇ m. It should be noted that although only a second SiGe layer 208 is shown, embodiments are considered in which multiple SiGe layers may be formed on the SiGe:C layer 206 .
  • the presence of carbon may prohibit dislocations in the crystalline lattice of the SiGe layers from moving, thereby reducing stacking faults as well as preventing the dislocations from extending throughout the high mobility layer 210 .
  • the structure 200 may be annealed without causing the bowing or breakage in the substrate 202 that may occur in non-doped samples.
  • FIG. 3 a chart showing the influence of carbon concentration on residual strain in a SiGe:C layer is shown.
  • a SiGe:C layer having a germanium concentration of 85% and an overall thickness of 2 ⁇ m is used. It should be noted that thicker SiGe:C layers are contemplated.
  • the SiGe:C layer may be formed on a silicon substrate.
  • SCCM flow rate
  • the concentration of carbon in the SiGe layer may be increased.
  • the concentration of carbon is increased, the residual tensile strain within the SiGe:C layer after annealing may be reduced.
  • Table 1 shows the amount of residual strain in the SiGe:C layer having a germanium concentration of 85% and an overall thickness of 2 ⁇ m after epitaxial growth, but before annealing.
  • Table 2 shows the amount of residual strain in the SiGe:C layer having a germanium concentration of 85% and an overall thickness of 2 ⁇ m after annealing at approximately 900° C. for approximately 60 min.
  • FIG. 4 a chart showing the influence of carbon concentration in a SiGe:C layer on the amount of substrate bowing is shown.
  • a SiGe:C layer having a germanium concentration of 85% and an overall thickness of 2 ⁇ m is used.
  • the SiGe:C layer may be formed on a silicon substrate.
  • SCCM flow rate of carbon
  • the concentration of carbon in the SiGe:C layer is increased.
  • the concentration of carbon in the SiGe:C layer is increased, the amount of wafer bowing ( ⁇ m) may be decreased.
  • Table 3 shows the reduction in wafer bowing after annealing, using a 300 mm silicon wafer as substrate.
  • Embodiments of the present invention may enable the formation of thicker high germanium concentration SiGe layers on silicon structures while reducing substrate bowing and breakage.
  • the addition of carbon atoms into the crystalline lattice of the SiGe layer may enable the formation of fully relaxed high percentage SiGe on silicon that can be annealed and further processed with lower intrinsic stress than conventional SiGe layers.
  • the use of SiGe:C layers may reduce tensile strain that may occur during annealing and, in turn, may reduce substrate and wafer bowing and breakage, especially in large diameter wafers (e.g., 300 mm and 450 mm).

Abstract

The present invention relates generally to semiconductor devices and more particularly, to a structure and method for reducing substrate bowing resulting from the formation of strained SiGe layers having a high percentage of germanium (“high concentration SiGe”) on silicon substrates. During the epitaxial growth of the high concentration SiGe layer, carbon dopant atoms may be introduced to the crystalline lattice structure of the SiGe, forming a SiGe:C layer. The carbon dopant atoms may reduce tensile strain in the SiGe:C layer during annealing, thereby reducing substrate bowing.

Description

BACKGROUND
The present invention relates generally to semiconductor devices, and more particularly, to a structure and method for reducing substrate bowing resulting from the formation of strained SiGe layers having a high percentage of germanium on silicon substrates.
In field effect transistor (FET) devices, the introduction of stress (i.e., compressive or tensile) to the channel region through high concentrations of germanium may be used in order to improve carrier mobility, which may subsequently increase device performance. The bandstructure of SiGe becomes more germanium-like as the concentration of germanium reaches 85% and above. Because of the increased carrier mobility at these bandstructures, 85% SiGe to pure germanium is a potential candidate to be used in the channels of devices having a 7 nm or lower node.
To work with current complementary metal oxide semiconductor (CMOS) technology, these high percentage SiGe or pure germanium layers may be formed on a silicon substrate. However, forming 85%-99% SiGe or pure germanium on silicon is very challenging due to the high lattice mismatch of 3.6% or more. The lattice mismatch between the SiGe and the silicon may cause defects in the SiGe layer such as dislocations and stacking faults. Typically, the SiGe layers may be grown very thick (5-10 microns or more) and may be graded in order to trap most of the defects at the interface. The defect-free upper portion of the SiGe layer may then be smart cut wafer bonded onto a silicon handle wafer to form a silicon germanium on insulator (SGOI) wafer.
SUMMARY
According to an embodiment, a method of reducing bowing of a substrate underlying a high concentration SiGe layer during annealing is disclosed. The method may include: forming a SiGe:C layer on the substrate, wherein the SiGe:C layer is doped with carbon atoms during epitaxial growth using a gaseous precursor, and wherein a concentration of the carbon atoms in the SiGe:C layer ranges from approximately 1×1017 cm−3 to approximately 5×1019 cm-3.
According to another embodiment, a method is disclosed. The method may include: forming a SiGe:C layer on a substrate using an epitaxial growth process, wherein the SiGe:C layer is doped with carbon atoms during epitaxial growth using a gaseous precursor, and wherein a concentration of the carbon atoms in the SiGe:C layer ranges from approximately 1×1017 cm3 to approximately 5×1019 cm-3; and annealing the SiGe:C layer and the substrate, wherein the carbon dopants in the SiGe:C layer reduce tensile strain development within the SiGe:C layer during the annealing process, thereby reducing bowing in the substrate.
According to another embodiment, a structure is disclosed. The structure may include: a substrate; and a SiGe:C layer on the substrate, wherein the SiGe:C layer comprises a silicon-germanium alloy with at least 85% germanium, and carbon dopants atoms in a concentration ranging from approximately 1×1017 cm−3 to approximately 5×1019 cm-3.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
The following detailed description, given by way of example and not intended to limit the invention solely thereto, will best be appreciated in conjunction with the accompanying drawings, in which not all structures may be shown.
FIG. 1 is a cross section view illustrating forming a SiGe:C layer on a substrate, according an embodiment of the present invention.
FIG. 2 is a cross section view illustrating forming a SiGe:C layer between high concentration SiGe layers, according an embodiment of the present invention.
FIG. 3 is a chart illustrating the influence of carbon concentration on residual strain in a SiGe:C layer, according an embodiment of the present invention.
FIG. 4 is a chart illustrating the influence of carbon concentration in a SiGe:C layer on the amount of substrate bowing of an exemplary 300 mm silicon substrate, according an embodiment of the present invention.
The drawings are not necessarily to scale. The drawings are merely schematic representations, not intended to portray specific parameters of the invention. The drawings are intended to depict only typical embodiments of the invention. In the drawings, like numbering represents like elements.
DETAILED DESCRIPTION
Detailed embodiments of the claimed structures and methods are disclosed herein; however, it can be understood that the disclosed embodiments are merely illustrative of the claimed structures and methods that may be embodied in various forms. This invention may, however, be embodied in many different forms and should not be construed as limited to the exemplary embodiments set forth herein. Rather, these exemplary embodiments are provided so that this disclosure will be thorough and complete and will fully convey the scope of this invention to those skilled in the art.
For purposes of the description hereinafter, the terms “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the disclosed structures and methods, as oriented in the drawing figures. It will be understood that when an element such as a layer, region, or substrate is referred to as being “on”, “over”, “beneath”, “below”, or “under” another element, it may be present on or below the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on”, “directly over”, “directly beneath”, “directly below”, or “directly contacting” another element, there may be no intervening elements present. Furthermore, the terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise.
In the interest of not obscuring the presentation of embodiments of the present invention, in the following detailed description, some processing steps or operations that are known in the art may have been combined together for presentation and for illustration purposes and in some instances may have not been described in detail. In other instances, some processing steps or operations that are known in the art may not be described at all. It should be understood that the following description is rather focused on the distinctive features or elements of various embodiments of the present invention.
The terms “epitaxial growth and/or deposition” and “epitaxially formed and/or grown” are used throughout the present application to denote the growth of a semiconductor material on a deposition surface of a semiconductor material, in which the semiconductor material being grown has the same crystalline characteristics as the semiconductor material of the deposition surface. In an epitaxial deposition process, the chemical reactants provided by the source gases are controlled and the system parameters are set so that the depositing atoms arrive at the deposition surface of a semiconductor material with sufficient energy to move around on the surface and orient themselves to the crystal arrangement of the atoms of the deposition surface. Therefore, an epitaxial semiconductor material that is formed by an epitaxial deposition process has the same crystalline characteristics as the deposition surface on which it is formed. After the epitaxial material is deposited, additional layers, typically composed of an oxide, may be deposited on the epitaxial material to facilitate wafer bonding and an annealing process may be performed to set the additional layers. The temperature for the epitaxial deposition may range from approximately 400° C. to approximately 900° C. The temperature of the annealing process may range from approximately 500° C. to approximately 1500° C.
The present invention relates generally to semiconductor devices and more particularly, to a structure and method for reducing substrate bowing resulting from the formation of relaxed SiGe layers having a high percentage of germanium on silicon substrates. This “high concentration SiGe” may have a germanium concentration ranging from approximately 85% to approximately 99%. After the epitaxial growth of the high concentration SiGe layer, an annealing step may be performed. The high temperature of the anneal may cause the microstructure of the SiGe to change, introducing a tensile stress into the previously relaxed SiGe layer. This tensile stress may be significant enough to cause the underlying silicon substrate to bow and, if the SiGe layer is thick enough (i.e., more than 4 microns in the case of a 300 mm substrate), result in the substrate ultimately breaking.
The addition of carbon atoms to the high concentration SiGe layer has been shown to reduce the development of tensile strain during post-epitaxial annealing processes. Embodiments of the present invention may utilize carbon doping during the growth of a high concentration SiGe layer to form a SiGe:C layer that may reduce stress in a high mobility layer formed on a silicon substrate. In an embodiment, the SiGe:C layer may be in contact with the silicon substrate. In another embodiment, the SiGe:C layer may be an interlayer between undoped high concentration SiGe layers. The addition of carbon atoms may reduce the tensile strain within the SiGe:C layer itself and in adjacent undoped SiGe layers. The reduction in tensile strain may, in turn, reduce substrate bowing and breaking. Preferred techniques and structures may be described below with reference to FIGS. 1-4.
Referring now to FIG. 1, a cross section view of a structure 100 is shown. The structure 100 may include a substrate 102 with a high mobility layer 108, composed of one or more high concentration SiGe layers, formed thereon. The substrate 102 may be a bulk semiconductor substrate or a silicon on insulator (SOI) substrate. The substrate 102 may be made from any of several known semiconductor materials such as, for example, silicon, germanium, silicon-germanium alloy, carbon-doped silicon, carbon-doped silicon-germanium alloy, and compound (e.g. III-V and II-VI) semiconductor materials. Non-limiting examples of compound semiconductor materials include gallium arsenide, indium arsenide, and indium phosphide. In a preferred embodiment, the substrate 102 may be composed of silicon. The substrate 102 may be approximately, but is not limited to, several hundred microns thick. In an embodiment, the substrate 102 may have a thickness ranging from approximately 0.5 mm to approximately 1.5 mm. The substrate 102 may have a diameter of approximately 300 mm.
In an embodiment, a SiGe:C layer 104 may be formed directly on the substrate 102. A SiGe layer 106 may then be formed on the SiGe:C layer 104. The SiGe:C layer 104 may be composed of high concentration SiGe that has been doped with carbon atoms during formation. In an embodiment, the concentration of germanium in the SiGe:C layer 104 may be approximately 85%. The SiGe:C layer 104 may have a thickness ranging from approximately 500 nm to several micrometers. In an embodiment, the thickness of the SiGe:C layer 104 may be equal to or greater than 15 μm. The SiGe:C layer 104 may be formed using a conventional epitaxial growth process, during which the SiGe:C layer 104 may be doped with carbon using a gaseous carbon precursor. In an embodiment, the carbon precursor may be monomethylsilane (MMS). In a preferred embodiment, the carbon precursor may be monomethylgermane (MMG). The MMG precursor has no silicon atoms present in the molecule and therefore may not lower the concentration of germanium in the SiGe layer or add trace levels of silicon to layers of pure Ge.
The carbon precursor may be introduced during the epitaxial growth process in a carbon precursor containing gas mixture. In an embodiment, the carbon precursor containing gas may be composed of 5% carbon precursor in a dilutant gas, such as, for example, argon. In an embodiment, the carbon precursor may have a partial pressure of approximately 0.01 millitorr to approximately 1 millitorr in order to achieve low doping levels within the SiGe:C layer 104. In an embodiment, the carbon precursor containing gas may be introduced at a flow rate ranging from approximately 1 standard cubic centimeters per minute (SCCM) to approximately 20 SCCM, although lesser and greater values are considered. In an embodiment, the partial pressure of the carbon precursor may remain constant throughout the epitaxial growth process, resulting in a consistent concentration of carbon throughout the SiGe:C layer 104. In another embodiment, the partial pressure of the carbon precursor may be varied during the epitaxial growth process, resulting in a carbon concentration that is graded throughout the SiGe:C layer 104. In yet another embodiment, the partial pressure of the carbon precursor may be stopped during the epitaxial growth process, resulting in interlayers of carbon atoms throughout the SiGe:C layer 104 separated by undoped SiGe.
The doping levels of carbon atoms in the SiGe:C layer 104 may range from approximately 1×1017 cm−3 to approximately 5×1019 cm−3. In an embodiment, the carbon atoms may be incorporated into interstitial sites in the lattice of the SiGe:C layer 104, which have no influence on the strain state of the SiGe:C layer 104. Because of this location and the low overall carbon concentration, the strain level of the epitaxially grown SiGe:C layer 104 may remain relatively unchanged or may change only by a small amount.
The SiGe layer 106 may be formed on the SiGe:C layer 104. The SiGe layer 106 may be formed using a conventional epitaxial growth process. In an embodiment, the SiGe layer 106 may be formed during the same epitaxial growth process as the SiGe:C layer 104. The SiGe layer 106 may be composed of high concentration SiGe. The concentration of germanium in the SiGe layer 106 may be similar to the concentration of Ge in the SiGe:C layer 104. In an embodiment, the concentration of Ge in the SiGe layer 106 may be approximately 85%. The SiGe layer 106 may have a thickness ranging from approximately 500 nm to several micrometers. In an embodiment, the thickness of the SiGe layer 106 may be greater than 15 μm.
The presence of carbon may prohibit dislocations in the crystalline lattice of the SiGe layers from moving, thereby reducing stacking faults as well as preventing the dislocations from extending upward from the substrate interface and through the high mobility layer 108. After the formation of the SiGe:C layer 104, the structure 100 may be annealed by a conventional temperature annealing process as described above, without causing the bowing or breakage in the substrate 102 that may occur in non-doped samples.
Referring now to FIG. 2, and in another embodiment, a SiGe:C layer may be formed between high concentration SiGe layers to reduce the overall tensile strain. Structure 200 may include a substrate 202 with a high mobility layer 210 formed thereon. In an embodiment, a first SiGe layer 204 may be formed directly on the substrate 202. The substrate 202 may be a bulk semiconductor substrate. In such embodiments, the substrate 202 may be made from any of several known semiconductor materials such as, for example, silicon, germanium, silicon-germanium alloy, carbon-doped silicon, carbon-doped silicon-germanium alloy, and compound (e.g. III-V and II-VI) semiconductor materials. Non-limiting examples of compound semiconductor materials include gallium arsenide, indium arsenide, and indium phosphide. In a preferred embodiment, the substrate 202 may be composed of silicon. The substrate 202 may be approximately, but is not limited to, several hundred microns thick. In an embodiment, the substrate 202 may have a thickness ranging from approximately 0.5 mm to approximately 1.5 mm. The substrate 202 may have a diameter of approximately 300 mm.
The first SiGe layer 204 may be formed on the substrate 202 using a conventional epitaxial growth process. The first SiGe layer 204 may be composed of high concentration SiGe. In an embodiment, the concentration of Ge in the first SiGe layer 204 may be approximately 85%. The first SiGe layer 204 may have a thickness ranging from approximately 500 nm to several micrometers. In an embodiment, the thickness of the first SiGe layer 204 may be equal to or greater than 15 μm.
A SiGe:C layer 206 may be formed on the first SiGe layer 204. In an embodiment, the SiGe:C layer 206 may be formed during the same epitaxial growth process used to form the first SiGe layer 204. The SiGe:C layer 206 may be composed of high concentration SiGe that has been doped with carbon atoms during formation. The concentration of germanium in the SiGe:C layer 206 may be similar to the concentration of germanium in the first SiGe layer 204. In an embodiment, the concentration of germanium in the SiGe:C layer 206 may be approximately 85%. The SiGe:C layer 206 may have a thickness ranging from approximately 500 nm to several micrometers. In an embodiment, the thickness of the SiGe:C layer 206 may be equal to or greater than 15 μm. The SiGe:C layer 206 may be formed using a conventional epitaxial growth process, during which the SiGe:C layer 206 may be doped with carbon using a gaseous carbon precursor. In an embodiment, the carbon precursor may be monomethylsilane (MMS). In a preferred embodiment, the carbon precursor may be monomethylgermane (MMG). The MMG precursor has no silicon atoms present in the molecule and therefore may not lower the concentration of germanium in the SiGe layer or add trace levels of silicon to layers of pure Ge.
The carbon precursor may be introduced during the epitaxial growth process in a carbon precursor containing gas mixture. In an embodiment, the carbon precursor containing gas may be composed of 5% carbon precursor in a dilutant gas, such as, for example, argon. In an embodiment, the carbon precursor may have a partial pressure of approximately 0.01 to 1 millitorr in order to achieve low doping levels within the SiGe:C layer 206. In an embodiment, the carbon precursor containing gas may be introduced at a flow rate ranging from approximately 1 standard cubic centimeters per minute (SCCM) to approximately 20 SCCM, although lesser and greater values are considered. In an embodiment, the partial pressure of the carbon precursor may remain constant throughout the epitaxial growth process, resulting in a consistent concentration of carbon throughout the SiGe:C layer 206. In another embodiment, the partial pressure of the carbon precursor may be varied during the epitaxial growth process, resulting in a carbon concentration that is graded throughout the SiGe:C layer 206. In yet another embodiment, the partial pressure of the carbon precursor may be stopped during the epitaxial growth process, resulting in interlayers of carbon atoms throughout the SiGe:C layer 206 separated by undoped SiGe.
The doping levels of carbon atoms in the SiGe:C layer 206 may range from approximately 1×1017 cm−3 to approximately 5×1019 cm−3. In an embodiment, the carbon atoms may be incorporated into interstitial sites in the lattice of the SiGe:C layer 206, which have no influence on the strain state of the SiGe:C layer 206. Because of this location and the low overall carbon concentration, the strain level of the SiGe:C layer 206 may remain relatively unchanged or may change only by a small amount.
In an embodiment, a second SiGe layer 208 may be formed on the SiGe:C layer 206. The second SiGe layer 208 may be formed using a conventional epitaxial growth process. In an embodiment, the second SiGe layer 208 may be formed during the same epitaxial growth process as the SiGe:C layer 206. The second SiGe layer 208 may be composed of high concentration SiGe. The concentration of germanium in the second SiGe layer 208 may be similar to the concentration of germanium in the first SiGe layer 204. In an embodiment, the concentration of germanium in the second SiGe layer 208 may be approximately 85%. The second SiGe layer 208 may have a thickness ranging from approximately 500 nm to several micrometers. In an embodiment, the thickness of the second SiGe layer 208 may be equal to or greater than 15 μm. It should be noted that although only a second SiGe layer 208 is shown, embodiments are considered in which multiple SiGe layers may be formed on the SiGe:C layer 206.
The presence of carbon may prohibit dislocations in the crystalline lattice of the SiGe layers from moving, thereby reducing stacking faults as well as preventing the dislocations from extending throughout the high mobility layer 210. After the formation of the SiGe:C layer 206, the structure 200 may be annealed without causing the bowing or breakage in the substrate 202 that may occur in non-doped samples.
Referring now to FIG. 3, a chart showing the influence of carbon concentration on residual strain in a SiGe:C layer is shown. As an example, a SiGe:C layer having a germanium concentration of 85% and an overall thickness of 2 μm is used. It should be noted that thicker SiGe:C layers are contemplated. The SiGe:C layer may be formed on a silicon substrate. As the flow rate (SCCM) of the carbon containing precursor is increased during the epitaxial growth process of the SiGe:C layer, the concentration of carbon in the SiGe layer may be increased. As the concentration of carbon is increased, the residual tensile strain within the SiGe:C layer after annealing may be reduced. The measurements below were taken using high resolution X-ray diffraction reciprocal space maps. Table 1 below shows the amount of residual strain in the SiGe:C layer having a germanium concentration of 85% and an overall thickness of 2 μm after epitaxial growth, but before annealing. Table 2 below shows the amount of residual strain in the SiGe:C layer having a germanium concentration of 85% and an overall thickness of 2 μm after annealing at approximately 900° C. for approximately 60 min.
TABLE 1
Influence of Carbon on Residual Strain after Epitaxy
Carbon Precursor Flow Rate Relaxation Residual Strain
During Epitaxy (SCCM) (%) (%)
0 100 −0.028
3 100 −0.022
7 100 −0.023
10 99.5 0.016
14 98.5 0.051
TABLE 2
Influence of Carbon on Residual Strain after Anneal
Carbon Precursor Flow Rate Relaxation Residual Strain
During Epitaxy (SCCM) (%) (%)
0 106 −0.19
3 104 −0.13
7 103 −0.096
10 102 −0.069
14 100.6 0.021
Referring now to FIG. 4, a chart showing the influence of carbon concentration in a SiGe:C layer on the amount of substrate bowing is shown. As an example, a SiGe:C layer having a germanium concentration of 85% and an overall thickness of 2 μm is used. The SiGe:C layer may be formed on a silicon substrate. As the flow rate of carbon (SCCM) is increased during the epitaxial growth of the SiGe:C layer, and the concentration of carbon in the SiGe:C layer is increased. As the concentration of carbon in the SiGe:C layer is increased, the amount of wafer bowing (μm) may be decreased. Table 3 below shows the reduction in wafer bowing after annealing, using a 300 mm silicon wafer as substrate.
TABLE 3
Influence of Carbon on a 300 mm Substrate Bowing after Anneal
Carbon Flow Rate Substrate Bowing
During Epitaxy (SCCM) (μm)
0 360
3 253
7 211
10 195
14 181
Embodiments of the present invention may enable the formation of thicker high germanium concentration SiGe layers on silicon structures while reducing substrate bowing and breakage. The addition of carbon atoms into the crystalline lattice of the SiGe layer may enable the formation of fully relaxed high percentage SiGe on silicon that can be annealed and further processed with lower intrinsic stress than conventional SiGe layers. The use of SiGe:C layers may reduce tensile strain that may occur during annealing and, in turn, may reduce substrate and wafer bowing and breakage, especially in large diameter wafers (e.g., 300 mm and 450 mm).
The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiment, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.

Claims (19)

What is claimed is:
1. A method of reducing bowing of a substrate underlying a high concentration SiGe layer during annealing comprising:
forming a SiGe:C layer on the substrate, wherein the SiGe:C layer is doped with carbon atoms during epitaxial growth using a gaseous precursor, and wherein a concentration of the carbon atoms in the SiGe:C layer ranges from approximately 1×1017 cm−3 to approximately 5×1019 cm−3; and
forming a high percentage SiGe layer on the SiGe:C layer.
2. The method of claim 1, wherein the SiGe:C layer comprises at least 85% germanium.
3. The method of claim 1, wherein the substrate comprises silicon.
4. The method of claim 1, wherein the gaseous precursor comprises monomethylsilane (MMS).
5. The method of claim 1, wherein the gaseous precursor comprises monomethylgermane (MMG).
6. The method of claim 1, further comprising forming a high percentage SiGe layer between the substrate and the SiGe:C layer.
7. The method of claim 1, wherein the gaseous precursor has a partial pressure of 0.01 to 1 millitorr.
8. A method comprising:
forming a SiGe:C layer on a substrate using an epitaxial growth process, wherein the SiGe:C layer is doped with carbon atoms during epitaxial growth using a gaseous precursor, and wherein a concentration of the carbon atoms in the SiGe:C layer ranges from approximately 1×1017 cm−3 to approximately 5×1019 cm−3; and
annealing the SiGe:C layer and the substrate, wherein the carbon dopants in the SiGe:C layer reduce tensile strain within the SiGe:C layer introduced during the annealing process, thereby reducing bowing in the substrate.
9. The method of claim 8, wherein the SiGe:C layer comprises at least 85% germanium.
10. The method of claim 8, wherein the substrate comprises silicon.
11. The method of claim 8, wherein the gaseous precursor comprises monomethylsilane (MMS).
12. The method of claim 8, wherein the gaseous precursor comprises monomethylgermane (MMG).
13. The method of claim 8, further comprising forming a high percentage SiGe layer on the SiGe:C layer.
14. The method of claim 8, further comprising forming a high percentage SiGe layer between the substrate and the SiGe:C layer.
15. The method of claim 8, wherein the gaseous precursor has a partial pressure of 0.01 to 1 millitorr.
16. A structure comprising:
a substrate; and
a SiGe:C layer on the substrate, wherein the SiGe:C layer comprises silicon, at least 85% germanium, and carbon dopants atoms in a concentration ranging from approximately 1×1017 cm−3 to approximately 5×1019 cm−3.
17. The structure of claim 16, further comprising a SiGe layer between the substrate and the SiGe:C layer, wherein the SiGe layer comprises silicon and at least 85% germanium.
18. The structure of claim 16, further comprising a SiGe layer on the SiGe:C layer, wherein the SiGe layer comprises silicon and at least 85% germanium.
19. The structure of claim 16, wherein the SiGe:C layer has a graded composition of carbon dopant atoms.
US14/613,419 2015-02-04 2015-02-04 Reducing substrate bowing caused by high percentage sige layers Expired - Fee Related US9536736B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/613,419 US9536736B2 (en) 2015-02-04 2015-02-04 Reducing substrate bowing caused by high percentage sige layers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/613,419 US9536736B2 (en) 2015-02-04 2015-02-04 Reducing substrate bowing caused by high percentage sige layers

Publications (2)

Publication Number Publication Date
US20160225618A1 US20160225618A1 (en) 2016-08-04
US9536736B2 true US9536736B2 (en) 2017-01-03

Family

ID=56554658

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/613,419 Expired - Fee Related US9536736B2 (en) 2015-02-04 2015-02-04 Reducing substrate bowing caused by high percentage sige layers

Country Status (1)

Country Link
US (1) US9536736B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10304722B2 (en) * 2015-06-01 2019-05-28 Globalwafers Co., Ltd. Method of manufacturing semiconductor-on-insulator
US10418273B2 (en) * 2015-10-13 2019-09-17 Nanyang Technological University Method of manufacturing a germanium-on-insulator substrate

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11380813B2 (en) 2019-02-11 2022-07-05 Solaero Technologies Corp. Metamorphic solar cells

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070257249A1 (en) 2006-05-05 2007-11-08 International Business Machines Corporation Silicon/silcion germaninum/silicon body device with embedded carbon dopant
US20080303060A1 (en) 2007-06-06 2008-12-11 Jin-Ping Han Semiconductor devices and methods of manufacturing thereof
US20090032841A1 (en) 2007-08-01 2009-02-05 Manfred Eller Semiconductor Devices and Methods of Manufacture Thereof
US20100012032A1 (en) * 2008-07-19 2010-01-21 Yung-Tin Chen Apparatus for high-rate chemical vapor deposition
US7700467B2 (en) 2007-10-15 2010-04-20 Texas Instruments Incorporated Methodology of implementing ultra high temperature (UHT) anneal in fabricating devices that contain sige
US7947546B2 (en) 2005-10-31 2011-05-24 Chartered Semiconductor Manufacturing, Ltd. Implant damage control by in-situ C doping during SiGe epitaxy for device applications
US20120112208A1 (en) * 2010-11-09 2012-05-10 International Business Machines Corporation Stressed transistor with improved metastability

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7947546B2 (en) 2005-10-31 2011-05-24 Chartered Semiconductor Manufacturing, Ltd. Implant damage control by in-situ C doping during SiGe epitaxy for device applications
US20110223737A1 (en) * 2005-10-31 2011-09-15 Globalfoundries Singapore Pte. Ltd. Implant damage control by in-situ c doping during sige epitaxy for device applications
US8652892B2 (en) 2005-10-31 2014-02-18 International Business Machines Corporation (Ibm) Implant damage control by in-situ C doping during sige epitaxy for device applications
US20070257249A1 (en) 2006-05-05 2007-11-08 International Business Machines Corporation Silicon/silcion germaninum/silicon body device with embedded carbon dopant
US7560326B2 (en) 2006-05-05 2009-07-14 International Business Machines Corporation Silicon/silcion germaninum/silicon body device with embedded carbon dopant
US20080303060A1 (en) 2007-06-06 2008-12-11 Jin-Ping Han Semiconductor devices and methods of manufacturing thereof
US20090032841A1 (en) 2007-08-01 2009-02-05 Manfred Eller Semiconductor Devices and Methods of Manufacture Thereof
US7700467B2 (en) 2007-10-15 2010-04-20 Texas Instruments Incorporated Methodology of implementing ultra high temperature (UHT) anneal in fabricating devices that contain sige
US20100012032A1 (en) * 2008-07-19 2010-01-21 Yung-Tin Chen Apparatus for high-rate chemical vapor deposition
US20120112208A1 (en) * 2010-11-09 2012-05-10 International Business Machines Corporation Stressed transistor with improved metastability

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10304722B2 (en) * 2015-06-01 2019-05-28 Globalwafers Co., Ltd. Method of manufacturing semiconductor-on-insulator
US10418273B2 (en) * 2015-10-13 2019-09-17 Nanyang Technological University Method of manufacturing a germanium-on-insulator substrate

Also Published As

Publication number Publication date
US20160225618A1 (en) 2016-08-04

Similar Documents

Publication Publication Date Title
US10109736B2 (en) Superlattice buffer structure for gallium nitride transistors
JP5627649B2 (en) Method for manufacturing nitride semiconductor crystal layer
JP5117588B2 (en) Method for manufacturing nitride semiconductor crystal layer
TWI707975B (en) Epitaxy substrate for semiconductor element, semiconductor element and method for manufacturing epitaxial substrate for semiconductor element
US10204823B2 (en) Enhancing robustness of SOI substrate containing a buried N+ silicon layer for CMOS processing
US9343303B2 (en) Methods of forming low-defect strain-relaxed layers on lattice-mismatched substrates and related semiconductor structures and devices
US10049945B2 (en) Forming a CMOS with dual strained channels
US20140175509A1 (en) Lattice Mismatched Hetero-Epitaxial Film
US10991577B2 (en) Method for forming a semiconductor structure for a gallium nitride channel device
US10032870B2 (en) Low defect III-V semiconductor template on porous silicon
US20080116487A1 (en) Methods of fabricating transistors having high carrier mobility and transistors fabricated thereby
US20060157732A1 (en) Fabrication of MOS-gated strained-Si and SiGe buried channel field effect transistors
US9536736B2 (en) Reducing substrate bowing caused by high percentage sige layers
US20130277713A1 (en) As/Sb Compound Semiconductors Grown on Si or Ge Substrate
US20060234479A1 (en) Implantation-less approach to fabricating strained semiconductor on isolation wafers
US9349809B1 (en) Aspect ratio trapping and lattice engineering for III/V semiconductors
US9842900B2 (en) Graded buffer layers with lattice matched epitaxial oxide interlayers
US20090189159A1 (en) Gettering layer on substrate
US7495266B2 (en) Strained silicon-on-silicon by wafer bonding and layer transfer
US9570297B1 (en) Elimination of defects in long aspect ratio trapping trench structures
US10125415B2 (en) Structure for relaxed SiGe buffers including method and apparatus for forming
US10546928B2 (en) Forming stacked twin III-V nano-sheets using aspect-ratio trapping techniques
WO2006039715A1 (en) Semiconductor devices having bonded interfaces and methods for making the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BEDELL, STEPHEN W.;FOGEL, KEITH E.;REZNICEK, ALEXANDER;AND OTHERS;REEL/FRAME:034892/0511

Effective date: 20150203

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: ELPIS TECHNOLOGIES INC., CANADA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:052620/0961

Effective date: 20200306

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20210103