US20190027407A9 - Array substrate, display device, and fault repair method for array substrate - Google Patents
Array substrate, display device, and fault repair method for array substrate Download PDFInfo
- Publication number
- US20190027407A9 US20190027407A9 US15/310,503 US201615310503A US2019027407A9 US 20190027407 A9 US20190027407 A9 US 20190027407A9 US 201615310503 A US201615310503 A US 201615310503A US 2019027407 A9 US2019027407 A9 US 2019027407A9
- Authority
- US
- United States
- Prior art keywords
- gate driver
- repair
- signal
- failed
- array substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000008439 repair process Effects 0.000 title claims abstract description 119
- 239000000758 substrate Substances 0.000 title claims abstract description 79
- 238000000034 method Methods 0.000 title claims abstract description 33
- 239000003990 capacitor Substances 0.000 claims description 15
- 230000008878 coupling Effects 0.000 claims description 9
- 238000010168 coupling process Methods 0.000 claims description 9
- 238000005859 coupling reaction Methods 0.000 claims description 9
- 238000003466 welding Methods 0.000 claims description 6
- 238000005516 engineering process Methods 0.000 abstract description 5
- 238000004519 manufacturing process Methods 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 18
- 230000006870 function Effects 0.000 description 4
- 230000000630 rising effect Effects 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000003491 array Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
- H01L21/76892—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances modifying the pattern
- H01L21/76894—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances modifying the pattern using a laser, e.g. laser cutting, laser direct writing, laser repair
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/1306—Details
- G02F1/1309—Repairing; Testing
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136259—Repairing; Defects
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
- H01L27/1244—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits for preventing breakage, peeling or short circuiting
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1345—Conductors connecting electrodes to cell terminals
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1345—Conductors connecting electrodes to cell terminals
- G02F1/13454—Drivers integrated on the active matrix substrate
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136259—Repairing; Defects
- G02F1/136263—Line defects
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136259—Repairing; Defects
- G02F1/136272—Auxiliary lines
-
- G02F2001/136263—
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0404—Matrix technologies
- G09G2300/0408—Integration of the drivers onto the display substrate
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/08—Fault-tolerant or redundant circuits, or circuits in which repair of defects is prepared
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3266—Details of drivers for scan electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
- G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
Definitions
- embodiments of the present disclosure provide an array substrate including a pixel array, a gate driver array including a plurality of gate driver units and configured to output drive signals to pixels in the pixel array, and a repair line overlapping with and insulated from the gate driver units.
- the repair line is coupled to the failed gate driver unit and transmits a repair signal to cause the failed gate driver unit to output a normal drive signal.
- FIG. 1 is a schematic structural diagram of an array substrate according to a first embodiment of the present disclosure
- the pull-up control module 202 is connected to the control electrode of the pull-up driver transistor 201 and is configured to control the pull-up driver transistor 201 .
- the holding capacitor 203 is connected between the control electrode and the second electrode of the pull-up driver transistor 201 and is configured to hold the voltage between the control electrode and the second electrode of the pull-up driver transistor 201 .
- the first electrode of the pull-down driver transistor 204 is connected to the output signal line 108 and is configured to output a low-level voltage to the output signal line 108 .
- the pull-down control module 205 is connected to the control electrode of the pull-down driver transistor 204 and is configured to control the pull-down driver transistor 204 .
- the pull-up driver transistor 201 may be a Thin Film Transistor (TFT) for generating an output signal of the GOA unit, and its control electrode is the gate electrode.
- TFT Thin Film Transistor
- FIG. 5 is a schematic structural diagram of one failed GOA unit of the array substrate of the embodiment shown in FIG. 1 .
- the GOA unit connected to the gate start signal line 102 is determined to be the first GOA unit, and other GOA units are sequentially determined as the second GOA unit, the third GOA unit, and the fourth GOA unit . . . , wherein the third GOA unit fails.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Optics & Photonics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Manufacturing & Machinery (AREA)
Abstract
Description
- This application is a National Stage entry of PCT/CN2016/073716 filed Feb. 6, 2016, which claims the benefit and priority of Chinese Patent Application No. 201510570154.9, filed on Sep. 9, 2015, the disclosures of which are incorporated herein in their entirety as part of the present application.
- The present disclosure relates to the field of display technology, and particularly, to an array substrate, a display device and a fault repair method for array substrate.
- In the field of display technology, integrated electronic systems have become increasingly prominent with a series of advantages, such as small size, light weight, low cost, a small number of production steps. The integration of related components in display devices has become one of important development directions in the field of display technology.
- The prior art provides an array substrate on which a gate driver of a display device is integrated, and the gate driver integrated on the array substrate is called a Gate Driver On Array (GOA). The GOA array includes a plurality of GOA units, which are integrated on the array substrate in the form of a row array.
- In the production of the array substrate, the plurality of GOA units on the array substrate are fabricated by a corresponding lithography process. When an individual GOA unit among the plurality of GOA units fails, the existing technology is difficult to repair it, thereby causing the entire array substrate unable to operate normally. Thus, there currently is an urgent need for an array substrate that can be repaired in the case of the individual GOA unit failing.
- Embodiments of the present disclosure provide an array substrate, a display device, and a repairing method.
- According to a first aspect, embodiments of the present disclosure provide an array substrate including a pixel array, a gate driver array including a plurality of gate driver units and configured to output drive signals to pixels in the pixel array, and a repair line overlapping with and insulated from the gate driver units. When any gate driver unit fails, the repair line is coupled to the failed gate driver unit and transmits a repair signal to cause the failed gate driver unit to output a normal drive signal.
- In embodiments of the present disclosure, the repair line is connected to an output signal line of the failed gate driver unit.
- In embodiments of the present disclosure, the gate driver unit includes a driver transistor for generating and outputting a drive signal, and a control module for controlling the driver transistor. The repair line is connected to the control electrode of the driver transistor of the failed gate driver unit.
- In embodiments of the present disclosure, the output signal line of the failed gate driver unit is disconnected from the driver transistor of the failed gate driver unit for generating and outputting the drive signal.
- In embodiments of the present disclosure, the driver transistor of the failed gate driver unit is disconnected from the control module.
- In embodiments of the present disclosure, the gate driver unit further includes a holding capacitor for holding a control voltage for the driver transistor, the holding capacitor is connected to the control electrode of the driver transistor, and the connection point connecting the holding capacitor and the control electrode of the driver transistor is located between the connection point connecting the repair line and the control electrode of the driver transistor, and the control electrode of the driver transistor.
- In embodiments of the present disclosure, the array substrate further includes an output module which is connected to the repair line and generates a repair signal.
- According to a second aspect, embodiments of the present disclosure provide a display device including any of the above-described array substrates.
- According to a third aspect, embodiments of the present disclosure provide a fault repair method for an array substrate, the array substrate is the above-described array substrate, the method includes coupling a repair line in the array substrate to the failed gate driver unit when any gate driver unit in a gate driver array of the array substrate fails, and transmitting a repair signal via the repair line to cause the failed gate driver unit to output a normal drive signal.
- In an embodiment of the disclosure, coupling the repair line to the failed gate driver unit includes connecting the repair line to an output signal line of the failed gate driver unit.
- In embodiments of the present disclosure, the gate driver unit includes a driver transistor for generating and outputting a drive signal, and a control module for controlling the driver transistor. Coupling the repair line to the failed gate driver unit includes connecting the repair line to the control electrode of the driver transistor of the failed gate driver unit.
- In embodiments of the present disclosure, the repair line is coupled to the failed gate driver unit by laser welding.
- In embodiments of the present disclosure, transmitting the repair signal via the repair line includes determining a starting time for outputting the repair signal based on the position of the failed gate driver unit in the gate driver array, and outputting the repair signal at the starting time.
- In embodiments of the present disclosure, when the repair line is connected to the output signal line of the failed gate driver unit, the repair signal is the same as the drive signal outputted by the failed gate driver unit if not failed.
- In embodiments of the present disclosure, when the repair line is connected to the control electrode of the driver transistor of the failed gate driver unit, the repair signal includes a high-level signal having a duration equal to the period of a clock signal of the array substrate, and a signal having a waveform opposite to the clock signal after the high-level signal.
- In embodiments of the present disclosure, after connecting the repair line to the output signal line of the failed gate driver unit, the output signal line is disconnected from the driver transistor of the failed gate driver unit for generating and outputting the drive signal.
- In embodiments of the present disclosure, after connecting the repair line to the control electrode of the driver transistor of the failed gate driver unit, the driver transistor is disconnected from the control module.
- The array substrate provided by the embodiments of the present disclosure includes a repair line. The repair line is insulated from and overlaps with the gate driver unit, and is configured to be coupled to the failed gate driver unit. When the gate driver unit of the array substrate fails, a repair signal is outputted via the repair line. The added repair line can realize the function of repairing when the gate driver unit fails, and improve the production efficiency of the array substrate.
- In order to more clearly illustrate the technical solution in embodiments of the present disclosure, the drawings to be used in the description of the embodiments will be briefly described below. Obviously the drawings in the following description are merely for some embodiments of the present disclosure, and those skilled in the art may also obtain other drawings according to these drawings without creative work.
-
FIG. 1 is a schematic structural diagram of an array substrate according to a first embodiment of the present disclosure, -
FIG. 2 is a first schematic circuit diagram of a GOA unit in the embodiment shown inFIG. 1 ; -
FIG. 3 is a second schematic circuit diagram of the GOA unit in the embodiment shown inFIG. 1 ; -
FIG. 4 is a schematic circuit diagram of the GOA unit shown inFIG. 2 after being repaired using a first repair method; -
FIG. 5 is a schematic structural diagram of one failed GOA unit of the array substrate of the embodiment shown inFIG. 1 ; -
FIG. 6 is a schematic diagram of an operation signal of the array substrate shown inFIG. 5 ; -
FIG. 7 is a schematic diagram of the operation signal after being repaired using the first repair method of the array substrate shown inFIG. 5 ; -
FIG. 8 is a schematic structural diagram of an array substrate structure according to a second embodiment of the present disclosure; and -
FIG. 9 is a schematic structural diagram of an operation signal of the array substrate shown inFIG. 8 after being repaired using a second repair method. - In order to make technical solutions and advantages of the embodiments of the present disclosure clearer, the technical solutions in the embodiments of the present disclosure will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present disclosure. It will be apparent that the described embodiments are merely part of embodiments of the present disclosure, but not all the embodiments. All the other embodiments obtained by those skilled in the art based on the embodiments of the present disclosure without creative effort are within the scope of the protection of the present disclosure.
-
FIG. 1 is a schematic structural diagram of an array substrate according to a first embodiment of the present disclosure. As shown inFIG. 1 , the array substrate includes apixel array 110, a GOA array 106 that includes a plurality ofGOA units 107 and is configured to output a drive signal to pixels in thepixel array 110, and arepair line 109 overlapping with and insulated from the gate driver units (GOA units), wherein the repair line is configured to be coupled to the failed gate driver unit and transmits a repair signal to cause the failed gate driver unit to output a normal drive signal, when any gate driver unit fails. - In order to realize the display function, the array substrate further includes a gate
start signal line 102, aclock signal line 103, an ONvoltage line 104, and anOFF voltage line 105 connected to anoutput module 101. Theoutput module 101 has a plurality of output ports, each of which is connected to a corresponding signal line, to output a gate start signal, a clock signal, an ON voltage, or an OFF voltage to the corresponding signal line, respectively. Theoutput module 101 may be an independent circuit board and may be a circuit integrated on the array substrate, and the specific form of theoutput module 101 of the present disclosure is not limited. The gatestart signal line 102 is used to transmit the gate start signal, which is the start signal outputted by theoutput module 101 to the GOA unit of the first row. The gate start signal may be outputted from theoutput module 101 to the GOA unit of the first row via the gatestart signal line 102 at the beginning of each frame of the picture. Theclock signal line 103 is used for outputting a clock signal to each GOA unit. As shown inFIG. 1 , the present embodiment will be described by taking oneclock signal line 103 as an example. In practice, the array substrate may include a plurality of clock signal lines, and the number of the clock signal lines in the present disclosure is not limited. The ONvoltage line 104 is used to provide an ON voltage to each GOA unit. TheOFF voltage line 105 is used to provide an OFF voltage to each GOA unit. The GOA array 106 is an array including a plurality ofGOA units 107. As shown inFIG. 1 , the array substrate provided in this embodiment includes one GOA array 106 located on one side of the substrate. In practice, one array substrate may include two GOA arrays located on both sides of the substrate, and the present disclosure does not limit the position and number of GOA arrays. Each GOA unit is connected to anoutput signal line 108, and theoutput signal line 108 is used for outputting an output signal of each GOA unit, i.e. a drive signal, to each row of pixels in thepixel array 110 to implement scanning of the pixel array row by row. It should be noted that the array substrate may further include a cascade signal line 111 connecting the plurality of GOA units and other elements not shown in the figure for image display. The present disclosure does not specifically limit the other elements included in the array substrate. Also, the specific arrangement of the above-mentioned elements for realizing the display function may be adjusted according to the specific array substrate, and the above description is for a more clear explanation of the principle of the present disclosure only, but is not intended to limit the present disclosure. - As shown in
FIG. 1 , in order that the array substrate has a repair function when an individual GOA unit fails, therepair line 109 of the array substrate in this example is connected to an output port of a repair channel provided on theoutput module 101. When a GOA unit on the array substrate fails, the repair line may be coupled to the failed GOA unit and the output module outputs a repair signal to the repair line. The repair signal may be used to resume the normal drive signal outputted by the GOA unit or to directly replace the drive signal outputted by the failed GOA unit, so that the array substrate works properly. The coupling here includes a case of being directly connected to the internal circuit of the GOA unit and also includes a case of being connected to an output signal line of the GOA unit. - When the GOA unit is not failed, i.e., in a state needing no repairing, the
repair line 109 is insulated from and alternately overlapping with the plurality of GOA units. The insulation and the alternate overlapping can be achieved by following manner, specifically including providing the repair line above the plurality of GOA units, alternately overlapping with each GOA unit at a preset location, and at the preset location, providing an insulating layer between the repair line and the GOA unit, so as to implement the insulating and alternate overlapping. - In this example, the preset position has a first implementation manner, as the gate line position of the pull-up driver transistor of the GOA unit shown in
FIGS. 2-3 . The first implementation of the preset position and the corresponding first repair method will be described below in detail with reference toFIGS. 2 to 7 . -
FIG. 2 is a first schematic circuit diagram of a GOA unit in the embodiment shown inFIG. 1 .FIG. 3 is a second schematic circuit diagram of the GOA unit in the embodiment shown inFIG. 1 . As shown inFIGS. 2 and 3 , the GOA unit includes a pull-updriver transistor 201, a pull-upcontrol module 202, a holdingcapacitor 203, a pull-down driver transistor 204, and a pull-down control module 205. The second electrode of the pull-updriver transistor 201 is connected to theoutput signal line 108 and is configured to output a high-level voltage to theoutput signal line 108 as a drive signal for the pixels. The pull-upcontrol module 202 is connected to the control electrode of the pull-updriver transistor 201 and is configured to control the pull-updriver transistor 201. The holdingcapacitor 203 is connected between the control electrode and the second electrode of the pull-updriver transistor 201 and is configured to hold the voltage between the control electrode and the second electrode of the pull-updriver transistor 201. The first electrode of the pull-down driver transistor 204 is connected to theoutput signal line 108 and is configured to output a low-level voltage to theoutput signal line 108. The pull-down control module 205 is connected to the control electrode of the pull-down driver transistor 204 and is configured to control the pull-down driver transistor 204. The pull-updriver transistor 201 may be a Thin Film Transistor (TFT) for generating an output signal of the GOA unit, and its control electrode is the gate electrode. - As shown in
FIGS. 2 and 3 , the preset position may be the position on the gate line connected to the gate electrode of the pull-updriver transistor 201. One end of the gate line of the pull-updriver transistor 201 is connected to the gate electrode of the pull-updriver transistor 201 and the other end thereof is connected to the pull-upcontrol module 202. In addition, the gate line may also be connected to the holdingcapacitor 203 at a capacitor connection point. It should be noted that inFIG. 2 , the description is given taking a case where the preset position is located at the side of the capacitor connection point away from the pull-updriver transistor 201, that is, the connection point connecting the holdingcapacitor 203 and the control electrode of the pull-updriver transistor 201 is located between the connection point connecting therepair line 109 and the control electrode of the pull-updriver transistor 201, and the control electrode of the pull-updriver transistor 201. In practice, the preset position can also be as shown inFIG. 3 , located at the side of the capacitor connection point close to the pull-updriver transistor 201. - Accordingly, in the case of the array substrate abovementioned, when the GOA unit fails, embodiments of the present disclosure provide a fault repair method for an array substrate, the method including when a gate driver unit fails, coupling a repair line to the failed GOA unit, and during the operation of the array substrate, outputting a repair signal via the repair line. Specifically, the coupling or connecting manner may be laser welding. It should be noted that, in practice, ultrasonic spot welding equipment, or pulse current spot welding equipment may also be used for welding, or other processes may be used, and the present disclosure is not particularly limited thereto. Because in practice, a GOA unit being failed may include different situations, such as not outputting any signal and outputting wrong signals. As to the situation of outputting wrong signals, in order to guarantee that the repaired circuit is not affected by the wrong signals, after connecting the repair line to the failed GOA unit, the method provided in the embodiment of the present disclosure further includes disconnecting the connection point connecting the repair line and the failed GOA unit from the failed GOA unit.
-
FIG. 4 is a schematic circuit diagram of the GOA unit shown inFIG. 2 after being repaired using a first repair method. As shown inFIG. 4 , therepair line 109 is connected to the control electrode of the pull-updriver transistor 201 of the failed GOA unit, and the pull-updriver transistor 201 is disconnected from the pull-upcontrol module 202. During the operation of the array substrate, the output module on the array substrate is controlled to output the corresponding repair signal via the repair line according to the position of the failed GOA unit in the GOA array. - In the first repair mode in the present example, the repair signal is used to resume the output signal of the failed GOA unit to be normal. In this example, the repair signal can be obtained by the following procedure.
- The starting time of the repair signal is determined based on the location of the failed GOA unit in the GOA array. Specifically, the time at which the failed GOA unit should correctly output the signal is determined as the starting time. The output module outputs a first rising waveform at the starting time, and the duration of the first rising waveform is equal to the period of the clock signal of the array substrate. Specifically, the rising waveform may be a square wave, that is, a high level voltage. After outputting the first rising waveform at the starting time, the output module outputs a waveform opposite to the clock signal.
- The operation of the array substrate before and after the repairing is explained in more detail with reference to
FIGS. 5 to 7 in order to more clearly illustrate the repair effect. -
FIG. 5 is a schematic structural diagram of one failed GOA unit of the array substrate of the embodiment shown inFIG. 1 . As shown inFIG. 5 , the GOA unit connected to the gatestart signal line 102 is determined to be the first GOA unit, and other GOA units are sequentially determined as the second GOA unit, the third GOA unit, and the fourth GOA unit . . . , wherein the third GOA unit fails. -
FIG. 6 is a schematic diagram of an operation signal of the array substrate shown inFIG. 5 . As shown inFIG. 6 , since the third GOA unit fails, there is no output signal from the third GOA unit and the subsequent GOA unit. -
FIG. 7 is a schematic diagram of the operation signal after being repaired using the first repair method of the array substrate shown inFIG. 5 . As shown inFIG. 7 , since the repair signal is used to control the pull-updriver transistor 201 of the third GOA unit, the output signal of the third GOA unit returns to normal, and further the operation of the array substrate returns to normal. It should be noted that due to the presence of the holdingcapacitor 203, the output signal of the third unit is affected by the discharge of the holdingcapacitor 203, resulting in the fluctuation of the signal. In practice, since the fluctuation is maintained at half or less of the signal strength, it can be ignored. In order to keep the simple and easy operation of the repairing mode and not to have too much impact on the original circuit, the disclosure does not deal with this signal fluctuation. - Next, the second implementation of the preset position and a corresponding second repair method will be briefly described with reference to
FIGS. 8 and 9 . The same portions as those of the embodiment shown inFIGS. 1 to 7 will not be described again. -
FIG. 8 is a schematic structural diagram of an array substrate structure according to a second embodiment of the present disclosure. As shown inFIG. 8 , when a GOA unit is not failed, the repair line 909 of the array substrate is insulated from and overlaps with the output signal line 908 of each GOA unit. That is, in correspondence with the first embodiment, the preset position in this example has the second implementation, as the position on the output signal line 908 as shown inFIG. 8 . - In the event of a failed GOA unit, the repair line is connected to the output signal line 908 of the failed GOA unit. As the same in the first embodiment, to avoid interference from the failed GOA unit, the output signal line 908 may also be disconnected from the circuit of the failed GOA unit that generates the output signal, to disconnect the failed gate driver unit from the corresponding pixels.
- In this example, during the operation of the array substrate, outputting the repair signal to the repair line 909 by the output module 901 includes determining the starting time of the repair signal based on the position of the failed GOA unit in the GOA array, and outputting the repair signal at the starting time by the output module 901, wherein the repair signal is the same as the drive signal output from the GOA unit in the event of no fault.
-
FIG. 9 is a schematic structural diagram of an operation signal of the array substrate shown inFIG. 8 after being repaired using a second repair method. As shown inFIG. 9 , since the repair line 909 is directly connected to the output signal line of the failed GOA unit, the repair signal should be the same as the output signal of the failed GOA unit in the normal operation. - Further, a third embodiment of the present disclosure provides a display device including any of the above-described array substrates.
- All of the above alternative technical solutions may be combined in any way to form alternative embodiments of the present disclosure and will not be described in detail herein.
- It will be appreciated by those skilled in the art that all or a portion of the steps of implementing the embodiments described above may be accomplished by hardware and may be accomplished by programs that may be stored in a computer-readable storage medium which may be a read-only memory, a magnetic disk, or an optical disk, etc.
- The above is only for an example embodiment of the present disclosure and is not intended to limit the present disclosure. Any modifications, equivalent substitutions, improvements and the like within the spirit and principle of the present disclosure are intended to be included within the scope of the present disclosure.
Claims (20)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510570154 | 2015-09-09 | ||
CN201510570154.9 | 2015-09-09 | ||
CN201510570154.9A CN105044946B (en) | 2015-09-09 | 2015-09-09 | Array substrate, display device and restorative procedure |
PCT/CN2016/073716 WO2017041432A1 (en) | 2015-09-09 | 2016-02-06 | Array substrate, display apparatus and method for repairing fault in array substrate |
Publications (3)
Publication Number | Publication Date |
---|---|
US20180182667A1 US20180182667A1 (en) | 2018-06-28 |
US20190027407A9 true US20190027407A9 (en) | 2019-01-24 |
US10565915B2 US10565915B2 (en) | 2020-02-18 |
Family
ID=54451602
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/310,503 Expired - Fee Related US10565915B2 (en) | 2015-09-09 | 2016-02-06 | Array substrate, display device, and fault repair method for array substrate |
Country Status (3)
Country | Link |
---|---|
US (1) | US10565915B2 (en) |
CN (1) | CN105044946B (en) |
WO (1) | WO2017041432A1 (en) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105044946B (en) | 2015-09-09 | 2018-09-04 | 京东方科技集团股份有限公司 | Array substrate, display device and restorative procedure |
CN108538863B (en) * | 2018-05-17 | 2021-09-17 | 京东方科技集团股份有限公司 | Display substrate, repairing method thereof and display device |
CN108962162A (en) * | 2018-07-10 | 2018-12-07 | 武汉华星光电半导体显示技术有限公司 | A kind of GOA circuit and embedded type touch control display panel |
CN109254431A (en) * | 2018-11-12 | 2019-01-22 | 成都中电熊猫显示科技有限公司 | The broken wire repair method of array substrate and array substrate |
CN110706667B (en) * | 2019-09-17 | 2021-06-01 | 深圳市华星光电半导体显示技术有限公司 | GOA circuit and display device |
CN111341791B (en) * | 2020-03-10 | 2023-08-01 | 深圳市华星光电半导体显示技术有限公司 | GOA circuit, GOA film layer structure preparation method and display panel |
KR20210116731A (en) * | 2020-03-12 | 2021-09-28 | 삼성디스플레이 주식회사 | Display apparatus |
CN111090195B (en) | 2020-03-22 | 2020-06-23 | 深圳市华星光电半导体显示技术有限公司 | Display panel and electronic equipment |
CN111403422B (en) * | 2020-03-25 | 2023-04-18 | 深圳市华星光电半导体显示技术有限公司 | GOA circuit, GOA film layer structure, preparation method of GOA film layer structure and display panel |
CN113625495B (en) * | 2021-07-29 | 2023-05-30 | 深圳市华星光电半导体显示技术有限公司 | Array substrate and display panel |
CN113871434B (en) * | 2021-09-17 | 2023-04-18 | 深圳市华星光电半导体显示技术有限公司 | Display panel and repairing method thereof |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3450195B2 (en) * | 1998-09-07 | 2003-09-22 | 富士通ディスプレイテクノロジーズ株式会社 | Liquid crystal display device and repair method thereof |
KR20060085749A (en) * | 2005-01-25 | 2006-07-28 | 삼성전자주식회사 | Display panel assembly and display device having the same |
KR101157940B1 (en) * | 2005-12-08 | 2012-06-25 | 엘지디스플레이 주식회사 | A gate drvier and a method for repairing the same |
TW200827888A (en) * | 2006-12-29 | 2008-07-01 | Innolux Display Corp | Liquid crystal display |
KR20090006532A (en) * | 2007-07-12 | 2009-01-15 | 엘지디스플레이 주식회사 | Liquid crystal display |
CN101409055B (en) * | 2007-10-09 | 2013-02-06 | 奇美电子股份有限公司 | Planar display and drive method thereof |
CN101510411B (en) | 2009-03-05 | 2011-01-19 | 友达光电股份有限公司 | Display device and renovation method thereof |
CN101533621A (en) | 2009-04-22 | 2009-09-16 | 上海广电光电子有限公司 | Method for restoring grid drive |
JP2011033846A (en) | 2009-08-01 | 2011-02-17 | Videocon Global Ltd | Liquid crystal display device and method of manufacturing the same |
TWM396960U (en) * | 2010-07-29 | 2011-01-21 | Chunghwa Picture Tubes Ltd | Display device having repair and detect structure |
KR102005498B1 (en) * | 2013-01-02 | 2019-07-31 | 삼성디스플레이 주식회사 | Thin film transistor substrate and liquid crystal display including the same |
US9679925B2 (en) * | 2013-01-10 | 2017-06-13 | Sharper Kabushiki Kaisha | Active matrix substrate, display device, defect modification method for display device, and method for manufacturing display device |
CN103235459B (en) * | 2013-04-27 | 2015-06-10 | 合肥京东方光电科技有限公司 | Display substrate and lead repairing method of driver ICs (Integrated Circuits) |
CN103680388B (en) * | 2013-12-26 | 2015-11-11 | 深圳市华星光电技术有限公司 | For recoverable GOA circuit and the display device of flat pannel display |
CN104008740B (en) * | 2014-05-20 | 2016-09-21 | 深圳市华星光电技术有限公司 | A kind of scan drive circuit and a kind of liquid crystal indicator |
KR20160057553A (en) * | 2014-11-13 | 2016-05-24 | 삼성디스플레이 주식회사 | Display device |
CN104505046B (en) * | 2014-12-29 | 2017-04-19 | 上海天马微电子有限公司 | Grid driving circuit, array substrate, display panel and display device |
KR20160117789A (en) * | 2015-03-31 | 2016-10-11 | 삼성디스플레이 주식회사 | Liquid crystal display and manufacturing method thereof |
US9581873B2 (en) * | 2015-04-27 | 2017-02-28 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Gate driver on array circuit repair method |
CN105044946B (en) * | 2015-09-09 | 2018-09-04 | 京东方科技集团股份有限公司 | Array substrate, display device and restorative procedure |
-
2015
- 2015-09-09 CN CN201510570154.9A patent/CN105044946B/en active Active
-
2016
- 2016-02-06 US US15/310,503 patent/US10565915B2/en not_active Expired - Fee Related
- 2016-02-06 WO PCT/CN2016/073716 patent/WO2017041432A1/en active Application Filing
Also Published As
Publication number | Publication date |
---|---|
CN105044946A (en) | 2015-11-11 |
CN105044946B (en) | 2018-09-04 |
WO2017041432A1 (en) | 2017-03-16 |
US10565915B2 (en) | 2020-02-18 |
US20180182667A1 (en) | 2018-06-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10565915B2 (en) | Array substrate, display device, and fault repair method for array substrate | |
US10902932B2 (en) | Gate drive circuit, method of driving gate drive circuit, display device, and method of manufacturing array substrate | |
JP6340484B2 (en) | Scan driver circuit | |
US10332468B2 (en) | Gate driving circuit and driving method thereof | |
US9886879B2 (en) | Liquid crystal display and method for testing liquid crystal display | |
KR102315888B1 (en) | Gate circuit and display device using the same | |
US9576678B2 (en) | Shift register group and method for driving the same | |
KR102179541B1 (en) | Method of controlling voltage generation for a display panel and display apparatus performing the method | |
US20180211627A1 (en) | Gate driving circuits and liquid crystal devices | |
WO2015051609A1 (en) | Gate drive circuit, array substrate of same, and display panel | |
US20170200409A1 (en) | Repair circuit, display substrate and related display panel, and repair method | |
CN106991948A (en) | Gate driving circuit | |
WO2018120336A1 (en) | Goa gate driving circuit and liquid crystal display device | |
EP3396657B1 (en) | Gip circuit and driving method therefor, and flat panel display device | |
US20180158395A1 (en) | Display panel | |
US10580354B2 (en) | Signal compensator, signal compensation method and signal compensation system for determining and compensating signal from signal generator to display panel | |
US20150091822A1 (en) | Gate driving circuit, gate line driving method and display apparatus | |
US9805682B2 (en) | Scanning driving circuits and the liquid crystal devices with the same | |
US9337839B2 (en) | Pre-driver and power circuit including the same | |
WO2020006802A1 (en) | Display panel having goa circuit failure detection function | |
US9395564B2 (en) | Liquid crystal display device and method for repairing the same | |
US11322187B2 (en) | Protection circuit for memory in display panel and display panel | |
CN101271675A (en) | LCD driving method using self-masking, and masking circuit and asymmetric latches thereof | |
CN104992656A (en) | Shift register circuit | |
US11367409B2 (en) | Liquid crystal driving circuit and method solving insufficient charging time of target voltage applied to pixel electrode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SONG, SONG;REEL/FRAME:040284/0154 Effective date: 20161025 Owner name: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SONG, SONG;REEL/FRAME:040284/0154 Effective date: 20161025 Owner name: BOE TECHNOLOGY GROUP CO., LTD, CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SONG, SONG;REEL/FRAME:040284/0154 Effective date: 20161025 |
|
FEPP | Fee payment procedure |
Free format text: PETITION RELATED TO MAINTENANCE FEES GRANTED (ORIGINAL EVENT CODE: PTGR); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20240218 |