CN113625495B - Array substrate and display panel - Google Patents

Array substrate and display panel Download PDF

Info

Publication number
CN113625495B
CN113625495B CN202110861387.XA CN202110861387A CN113625495B CN 113625495 B CN113625495 B CN 113625495B CN 202110861387 A CN202110861387 A CN 202110861387A CN 113625495 B CN113625495 B CN 113625495B
Authority
CN
China
Prior art keywords
line
signal
repair
lines
array substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110861387.XA
Other languages
Chinese (zh)
Other versions
CN113625495A (en
Inventor
尹翔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority to CN202110861387.XA priority Critical patent/CN113625495B/en
Publication of CN113625495A publication Critical patent/CN113625495A/en
Application granted granted Critical
Publication of CN113625495B publication Critical patent/CN113625495B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1345Conductors connecting electrodes to cell terminals
    • G02F1/13454Drivers integrated on the active matrix substrate
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136259Repairing; Defects
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136286Wiring, e.g. gate line, drain line
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09FDISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
    • G09F9/00Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
    • G09F9/30Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
    • G09F9/33Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements being semiconductor devices, e.g. diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Optics & Photonics (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

The embodiment of the application discloses an array substrate and a display panel, wherein a signal output end of each GOA unit is correspondingly connected with a first signal wire; the repair line is used for connecting a first signal line corresponding to the failed GOA unit, is arranged in a different layer from the first signal line, and is arranged in a crossing way with the first signal line; the driver is connected to the repair lines and provides corresponding GOA signals for the repair lines. The driver is provided with the repair line and is connected with the repair line, and the repair line is connected with the first signal line corresponding to the failed GOA unit, so that the problem of abnormal display caused by the failure of the GOA unit is solved.

Description

Array substrate and display panel
Technical Field
The application relates to the technical field of display, in particular to an array substrate and a display panel.
Background
GOA (Gate driver On Array) it is to integrate the control circuit of the gate scan line on the display panel through the array substrate process. The GOA is used for replacing the original gate driving chip for controlling the gate scanning line, so that the manufacturing cost of the panel can be reduced.
However, in the research and practice process of the prior art, the inventor of the present application finds that the GOA circuit is relatively complex and is composed of a plurality of module units, each unit may also be composed of several or even tens of thin film transistors, any one thin film transistor or module unit failure may cause abnormal output of the single-stage GOA circuit, and the GOA circuit has a cascade connection relationship, and the failure of the single-stage GOA circuit may also affect the normal output of the subsequent-stage GOA circuit, thereby affecting the panel yield.
Disclosure of Invention
The embodiment of the application provides an array substrate and a display panel, which can reduce or even avoid the risk of abnormal output of single-stage and/or multi-stage GOA units.
The embodiment of the application provides an array substrate, which comprises:
a plurality of first signal lines, each of which is connected to a scan line;
the signal output end of each GOA unit is correspondingly connected with one first signal line;
the repair lines are used for connecting the first signal lines corresponding to the failed GOA units, the repair lines are arranged in different layers with the first signal lines, and the repair lines are arranged in a crossing manner with the first signal lines; and
at least one driver connected to the plurality of repair lines.
Optionally, in some embodiments of the present application, the first signal line includes a signal main line and a signal sub-line connected to one side of the signal main line, and the signal main line is connected to the GOA unit and the scan line;
the repair line comprises a repair main line and a repair sub-line connected with the repair main line, and the repair main line and the signal main line are arranged in a crossing manner; the repair sub-line is used for being connected with the signal sub-line.
Optionally, in some embodiments of the present application, in the front view pattern of the array substrate, a free end of the repair sub-line is spaced from a free end of the signal sub-line.
Optionally, in some embodiments of the present application, in a front view pattern of the array substrate, an extending direction of the repair sub-line coincides with an extending direction of the signal sub-line, and a free end of the repair sub-line is disposed opposite to a free end of the signal sub-line.
Optionally, in some embodiments of the present application, the repair sub-line at least partially overlaps the signal sub-line.
Optionally, in some embodiments of the present application, the array substrate further includes a second signal line and a third signal line;
the signal output end of the GOA unit in the nth row is connected with the signal input end of the GOA unit in the (n+k) th row, the signal output end of the GOA unit in the (n+k) th row is connected with the signal reset end of the GOA unit in the nth row and the signal input end of the GOA unit in the (n+2 k) th row, and n and k are positive integers;
the second signal line is connected to the first signal line and the signal input end of the GOA unit, and the third signal line is connected to the first signal line and the signal reset end of the GOA unit;
and a disconnection area adjacent to the signal output end of the GOA unit is arranged on the first signal line and is used for disconnecting the output passage of the failed GOA unit.
Optionally, in some embodiments of the present application, the array substrate includes a substrate, a first metal layer, a first insulating layer, a second metal layer, and a second insulating layer, where the first metal layer, the first insulating layer, the second metal layer, and the second insulating layer are sequentially disposed on the substrate;
the first metal layer comprises the repair line and the scanning line; the second metal layer includes the first signal line, the second signal line, and the third signal line.
Optionally, in some embodiments of the present application, the array substrate includes a display area and a non-display area disposed at one side of the display area;
a plurality of GOA units are arranged on the non-display area; and a plurality of repair lines are arranged in the non-display area.
Optionally, in some embodiments of the present application, the array substrate includes a display area, a first non-display area disposed on a first side of the display area, and a second non-display area disposed on a second side of the display area, where the first side and the second side are disposed opposite to each other;
the plurality of GOA units comprise a plurality of first GOA units and a plurality of second GOA units, the plurality of first GOA units are arranged in the first non-display area, and the plurality of second GOA units are arranged in the second non-display area;
part of the first signal lines are provided with the first non-display areas and are in one-to-one correspondence with the first GOA units; the other part of the first signal lines are arranged in the second non-display area and correspond to the second GOA units one by one;
the repair lines comprise a plurality of first repair lines and a plurality of second repair lines, the plurality of first repair lines are arranged in the first non-display area, and the plurality of second repair lines are arranged in the second non-display area;
the driver comprises a first driver and a second driver, the first driver is arranged in the first non-display area, the second driver is arranged in the second non-display area, the first driver is connected with a plurality of first repair lines, and the second driver is connected with a plurality of second repair lines.
Optionally, in some embodiments of the present application, the array substrate further includes a third non-display area disposed on a third side of the display area, and the repair line further includes a connection line disposed on the third non-display area, where one connection line is correspondingly connected to one first repair line and one second repair line.
Correspondingly, the embodiment of the application also provides a display panel which comprises the color film substrate and the array substrate of any one of the embodiments.
In the array substrate and the display panel of the embodiment of the application, the signal output end of each GOA unit is correspondingly connected with a first signal line; the repair line is used for connecting a first signal line corresponding to the failed GOA unit, is arranged in a different layer from the first signal line, and is arranged in a crossing way with the first signal line; the driver is connected to the repair lines and provides corresponding GOA signals for the repair lines. In the embodiment, the repair line and the driver connected with the repair line are arranged, and the repair line is connected with the first signal line corresponding to the failed GOA unit, so that the problem of abnormal display caused by the failure of the GOA unit is solved.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings that are needed in the description of the embodiments will be briefly introduced below, it being obvious that the drawings in the following description are only some embodiments of the present application, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
Fig. 1 is a schematic front view of an array substrate according to a first embodiment of the present application;
fig. 2 is a schematic cross-sectional structure of an array substrate according to a first embodiment of the present application;
fig. 3 is a schematic diagram of a repair structure of an array substrate according to a first embodiment of the present application;
fig. 4 is a timing diagram of the array substrate after repair according to the first embodiment of the present application;
fig. 5 is a schematic front view of an array substrate according to a second embodiment of the present disclosure;
FIG. 6 is a schematic cross-sectional view of an array substrate according to a second embodiment of the present application
Fig. 7 is a schematic front view of an array substrate according to a third embodiment of the present disclosure;
fig. 8 is a schematic front view of an array substrate according to a fourth embodiment of the present disclosure;
fig. 9 is a schematic structural diagram of a display panel according to an embodiment of the present application.
Detailed Description
The following description of the embodiments of the present application will be made clearly and fully with reference to the accompanying drawings, in which it is evident that the embodiments described are only some, but not all, of the embodiments of the present application. All other embodiments, which can be made by those skilled in the art based on the embodiments herein without making any inventive effort, are intended to be within the scope of the present application. Furthermore, it should be understood that the detailed description is presented herein for purposes of illustration and explanation only and is not intended to limit the present application. In this application, unless otherwise indicated, terms of orientation such as "upper" and "lower" are used to generally refer to the upper and lower positions of the device in actual use or operation, and specifically the orientation of the drawing figures; while "inner" and "outer" are for the outline of the device.
The embodiment of the application provides an array substrate and a display panel, and the detailed description is given below. The following description of the embodiments is not intended to limit the preferred embodiments.
Referring to fig. 1, a first embodiment of the present application provides an array substrate 100, which includes a plurality of first signal lines 11, a plurality of GOA units 12, a plurality of repair lines 13, and at least one driver 14.
Each first signal line 11 is connected to a Scan line Scan.
The signal output terminal OUT of each GOA unit 12 is correspondingly connected to a first signal line 11.
The repair line 13 is used for connecting the first signal line 11 corresponding to the failed GOA unit 12. The repair line 13 is arranged in a different layer from the first signal line 11. The repair line 13 is disposed to intersect the first signal line 11.
The driver 14 is connected to the plurality of repair lines 13.
In the array substrate 100 of the first embodiment of the present application, the signal output terminal OUT of each GOA unit 12 is correspondingly connected to a first signal line 11. The repair line 13 is used for connecting the first signal line 11 corresponding to the failed GOA unit 12; the driver 14 provides the repair line 13 with a corresponding GOA signal. The first embodiment is provided with a repair line 13 and a driver 14 connected to the repair line 13, and uses the repair line 13 to connect to the first signal line 11 corresponding to the failed GOA unit 12, so as to solve the problem of abnormal display caused by the failure of the GOA unit 12.
It should be explained that a failed GOA unit means that the GOA unit does not send out a GOA signal or that the sent GOA signal is abnormal.
Alternatively, referring to fig. 1 and 2, the first signal line 11 includes a signal main line 111 and a signal sub line 112 connected to one side of the signal main line 111. The signal main line 111 is connected to the GOA unit 12 and the Scan line Scan.
The repair line 13 includes a repair main line 131 and a repair sub-line 132 connected to the repair main line 131. The repair main line 131 is disposed to intersect the signal main line 111. Repair sub-line 132 is used to connect with signal sub-line 112.
Optionally, the extension direction of the repair main line 131 is perpendicular to the extension direction of the signal main line 111. In some embodiments, the extension direction of the repair main line 131 and the extension direction of the signal main line 111 may not be perpendicular.
The first embodiment adopts the repair sub-line 132 and the signal sub-line 112 as repair connection lines, so as to avoid secondary abnormality caused by laser damage to the signal main line 111 and the repair main line 131.
In some embodiments, the repair line 13 may include only the repair main line 131, and the first signal line 11 may include only the signal main line 111. The arrangement is such that the repair portion will be at the intersection area of the repair line 13 and the first signal line 11.
Alternatively, in the first embodiment, a signal main line 111 is connected to a plurality of signal sub-lines 112 arranged at intervals. In one first signal line 11, each signal sub-line 112 corresponds to a repair sub-line 132 of one repair line 131.
Optionally, a repair main line 131 is connected to a plurality of repair sub-lines 132 that are disposed at intervals. In one repair line 13, each repair sub-line 132 corresponds to a signal sub-line 112 of the first signal line 11.
In the array substrate 100 of the first embodiment, a repair sub-line 132 and a signal sub-line 112 corresponding thereto form a repair unit XF, as shown in fig. 2; by adopting the repairing mode that each first signal line 11 corresponds to a plurality of repairing units XF, once repairing of one repairing unit XF fails, the repairing main line 131 and the signal main line 111 can still normally transmit signals, so that repairing can be performed by adopting another repairing unit XF, and the repairing success rate is improved.
Optionally, in the front view pattern (fig. 1) of the array substrate 100, the free ends of the repair sub-lines 132 are spaced apart from the free ends of the signal sub-lines 112.
The front view pattern of the array substrate 100 is a front projection pattern of the plane of the array substrate 100. The free end refers to the end to which no component is attached.
Optionally, in the front view pattern of the array substrate 100, the extending direction of the repair sub-line 132 coincides with the extending direction of the signal sub-line 112. The free end of the repair sub-line 132 is disposed opposite the free end of the signal sub-line 112. The arrangement saves the repair distance and reduces the repair difficulty.
Optionally, the array substrate 100 further includes a second signal line 15 and a third signal line 16.
The signal output terminal OUT of the n-th GOA cell 12 is connected to the signal input terminal IN of the n+k-th GOA cell 12. The signal output terminal OUT of the n+kth row GOA unit 12 is connected to the signal RESET terminal RESET of the n+kth row GOA unit 12 and the signal input terminal IN of the n+2kth row GOA unit 12, n and k being positive integers.
The second signal line 15 is connected to the first signal line 11 and the signal input terminal IN of the GOA unit 12. The third signal line 16 is connected to the first signal line 11 and the signal RESET terminal RESET of the GOA unit 12.
Wherein the first signal line 11 is provided with a disconnection region DK adjacent to the signal output terminal OUT of the GOA unit 12. The disconnection region DK is used to disconnect the output path of the failed GOA unit 12.
When the GOA unit 12 fails, the repair of the line is required in the corresponding repair unit XF to ensure continuity of GOA signal transmission. In order to avoid the repaired GOA pathway from being interfered by the failed GOA unit 12, a cutting process may be performed in the disconnection region DK of the first signal line 11 to disconnect the GOA signal pathway of the failed GOA unit 12.
It should be noted that, even if the GOA signal path of the failed GOA unit 12 is disconnected, the second signal line 15 and the third signal line 16 are still respectively connected to the first signal line 11, so as to ensure the normal output of the GOA signal of each stage.
Optionally, the array substrate 100 includes a substrate Jb, a first metal layer Fj, a first insulating layer Fy, a second metal layer Sj, and a second insulating layer Sy, where the first metal layer Fj, the first insulating layer Fy, the second metal layer Sj, and the second insulating layer Sy are sequentially disposed on the substrate Jb.
The first metal layer Fj includes a repair line 13 and a Scan line Scan. The second metal layer Sj includes a first signal line 11, a second signal line 15, and a third signal line 16.
In some embodiments, the repair line 13 may be at the second metal layer Sj, and the first signal line 11 may be at the first metal layer Fj.
In some embodiments, the second signal line 15 and the third signal line 16 may be formed at the first metal layer Fj or the second metal layer Sj, respectively.
Optionally, the array substrate 100 of the first embodiment includes a display area AA and a non-display area NA disposed at one side of the display area AA.
The multiple GOA units 12 are disposed on the non-display area NA. A plurality of repair lines 13 are disposed in the non-display area NA. The plurality of first signal lines 11 are also disposed in the non-display area NA.
Wherein the second metal layer Sj further includes a data line. The Scan lines Scan and the data lines are disposed in the display area AA. It should be noted that the display area AA of the array substrate 100 refers to an area for corresponding to a display function.
Referring to fig. 3, when the GOA unit 12 fails in the array substrate 100 of the first embodiment, the first embodiment is illustrated by taking the GOA unit 12 failure as an example, but is not limited thereto.
The repair process of the array substrate 100 of the first embodiment is: finding a failed GOA unit 12, and finding a first signal line 11 connected to the failed GOA unit 12; subsequently, a repair unit XF is selected to repair, so that the repair sub-line 132 and the signal sub-line 112 are electrically connected; finally, the connection path of the first signal line 11 to which the GOA unit 12 is connected is disconnected, that is, a cutting operation is performed in the disconnection region DK of the first signal line 11.
Alternatively, the repairing of the repairing unit XF and the cutting process in the disconnection area DK may be performed in a laser manner.
Referring to fig. 4, after the repair is completed, the repair line 13 outputs a normal Gn level signal and level transmission through the driver 14.
Referring to fig. 5 and 6, the array substrate 200 of the second embodiment is different from the array substrate 100 of the first embodiment in that: the repair sub-line 132 at least partially overlaps the signal sub-line 112. This arrangement allows the repair points to be placed at the overlap of the repair sub-line 132 and the signal sub-line 112, thereby further shortening the repair distance and reducing the repair difficulty.
The array substrate 200 of the second embodiment is identical or similar to the array substrate 100 of the first embodiment, and specific reference may be made to the content of the array substrate 100 of the first embodiment. The repair process of the array substrate 200 of the second embodiment is the same as or similar to the repair process of the array substrate 100 of the first embodiment, and specific reference may be made to the description of the repair process of the array substrate 100 of the first embodiment.
Referring to fig. 7, the array substrate 300 of the third embodiment is different from the array substrate 100 of the first embodiment in that: the array substrate 300 includes a display area AA, a first non-display area NA1 disposed at a first side of the display area AA, and a second non-display area NA2 disposed at a second side of the display area AA. The first side and the second side are disposed opposite.
The plurality of GOA units 12 includes a plurality of first GOA units 12a and a plurality of second GOA units 12b. The plurality of first GOA units 12a are disposed in the first non-display area NA1. The plurality of second GOA units 12b are disposed in the second non-display area NA2.
A portion of the first signal lines 11 is provided with a first non-display area NA1 and corresponds to the first GOA units 12a one by one. Another part of the first signal lines 11 are disposed in the second non-display area NA2 and are in one-to-one correspondence with the second GOA units 12b.
The plurality of repair lines 13 includes a plurality of first repair lines 13a and a plurality of second repair lines 13b. The plurality of first repair lines 13a are disposed in the first non-display area NA1. The plurality of second repair lines 13b are disposed in the second non-display area NA2.
The driver 14 includes a first driver 14a and a second driver 14b. The first driver 14a is disposed in the first non-display area NA1. The second driver 14b is disposed in the second non-display area NA2, and the first driver 14a is connected to the plurality of first repair lines 13a. The second driver 14b is connected to the plurality of second repair lines 13b.
Alternatively, the array substrate 300 of the third embodiment may be used for the staggered driving.
The array substrate 300 of the third embodiment is identical or similar to the array substrate 100 of the first embodiment, and specific reference may be made to the content of the array substrate 100 of the first embodiment. The repair process of the array substrate 300 of the third embodiment is the same as or similar to the repair process of the array substrate 100 of the first embodiment, and specific reference may be made to the description of the repair process of the array substrate 100 of the first embodiment.
Referring to fig. 8, in addition to the array substrate 300 of the third embodiment, the array substrate 400 of the fourth embodiment further includes a third non-display area NA3 disposed on a third side of the display area AA. The repair line 13 further includes a connection line 13c disposed in the third non-display area NA3, and the connection line 13c is correspondingly connected to a first repair line 13a and a second repair line 13b.
Alternatively, the array substrate 400 of the present fourth embodiment may be used for double-sided driving.
On the basis of the fourth embodiment, in some embodiments, a driver 14 may also be used to connect the repair line 13.
Referring to fig. 9, the embodiment of the present application further provides a display panel 1000, which includes an array substrate AR.
Alternatively, the display panel 1000 may be a liquid crystal display, an organic light emitting diode display (OLED), mini-LED, micro-LED.
The display panel 1000 of the present embodiment is illustrated as a liquid crystal display panel, and the display panel 1000 further includes a color film substrate CF, wherein the array substrate AR may be any one of the array substrates (100/200/300/400) of the above embodiments.
The display panel 1000 of the present embodiment is described by taking the array substrate 100 of the first embodiment as an example, but is not limited thereto.
In the display panel 1000 of the embodiment of the present application, the signal output end of each GOA unit 12 is correspondingly connected to a first signal line 11; the repair line 13 is used for connecting the first signal line 11 corresponding to the failed GOA unit 12, the repair line 13 and the first signal line 11 are arranged in different layers, and the repair line 13 and the first signal line 11 are arranged in a crossing manner; the driver 14 is connected to the repair lines 13 and provides the repair lines 13 with corresponding GOA signals. The display panel 1000 of the present embodiment is provided with a repair line 13 and a driver 14 connected to the repair line 13, and uses the repair line 13 to connect to the first signal line 11 corresponding to the failed GOA unit 12, so as to solve the problem of abnormal display caused by the failure of the GOA unit 12.
The foregoing has described in detail an array substrate and a display panel provided by embodiments of the present application, and specific examples have been applied herein to illustrate the principles and embodiments of the present application, where the foregoing examples are only for aiding in understanding the methods and core ideas of the present application; meanwhile, those skilled in the art will have variations in the specific embodiments and application scope in light of the ideas of the present application, and the present description should not be construed as limiting the present application in view of the above.

Claims (8)

1. An array substrate, characterized by comprising:
a plurality of first signal lines, each of which is connected to a scan line;
the signal output end of each GOA unit is correspondingly connected with one first signal line;
the repair lines are used for connecting the first signal lines corresponding to the failed GOA units, the repair lines are arranged in different layers with the first signal lines, and the repair lines are arranged in a crossing manner with the first signal lines; and
at least one driver connected to the plurality of repair lines;
the array substrate comprises a display area, a first non-display area arranged on a first side of the display area, a second non-display area arranged on a second side of the display area and a third non-display area arranged on a third side of the display area, wherein the first side and the second side are arranged oppositely;
the plurality of GOA units comprise a plurality of first GOA units and a plurality of second GOA units, the plurality of first GOA units are arranged in the first non-display area, and the plurality of second GOA units are arranged in the second non-display area;
part of the first signal lines are provided with the first non-display areas and are in one-to-one correspondence with the first GOA units; the other part of the first signal lines are arranged in the second non-display area and correspond to the second GOA units one by one;
the repair lines comprise a plurality of first repair lines and a plurality of second repair lines, the plurality of first repair lines are arranged in the first non-display area, and the plurality of second repair lines are arranged in the second non-display area;
the driver comprises a first driver and a second driver, the first driver is arranged in the first non-display area, the second driver is arranged in the second non-display area, the first driver is connected with a plurality of first repair lines, and the second driver is connected with a plurality of second repair lines;
the repair line further comprises a connecting line arranged in the third non-display area, and one connecting line is correspondingly connected with one first repair line and one second repair line.
2. The array substrate of claim 1, wherein the first signal line includes a signal main line and a signal sub-line connected to one side of the signal main line, the signal main line being connected to the GOA unit and the scan line;
the repair line comprises a repair main line and a repair sub-line connected with the repair main line, and the repair main line and the signal main line are arranged in a crossing manner; the repair sub-line is used for being connected with the signal sub-line.
3. The array substrate of claim 2, wherein in the front view pattern of the array substrate, the free ends of the repair sub-lines are spaced apart from the free ends of the signal sub-lines.
4. The array substrate according to claim 3, wherein in the front view pattern of the array substrate, the extending direction of the repair sub-line coincides with the extending direction of the signal sub-line, and the free end of the repair sub-line is disposed opposite to the free end of the signal sub-line.
5. The array substrate of claim 2, wherein the repair sub-line at least partially overlaps the signal sub-line.
6. The array substrate of claim 1, further comprising a second signal line and a third signal line;
the signal output end of the GOA unit in the nth row is connected with the signal input end of the GOA unit in the (n+k) th row, the signal output end of the GOA unit in the (n+k) th row is connected with the signal reset end of the GOA unit in the nth row and the signal input end of the GOA unit in the (n+2 k) th row, and n and k are positive integers;
the second signal line is connected to the first signal line and the signal input end of the GOA unit, and the third signal line is connected to the first signal line and the signal reset end of the GOA unit;
and a disconnection area adjacent to the signal output end of the GOA unit is arranged on the first signal line and is used for disconnecting the output passage of the failed GOA unit.
7. The array substrate of claim 6, wherein the array substrate comprises a substrate, a first metal layer, a first insulating layer, a second metal layer, and a second insulating layer, the first metal layer, the first insulating layer, the second metal layer, and the second insulating layer being sequentially disposed on the substrate;
the first metal layer comprises the repair line and the scanning line; the second metal layer includes the first signal line, the second signal line, and the third signal line.
8. A display panel comprising an array substrate according to any one of claims 1-7.
CN202110861387.XA 2021-07-29 2021-07-29 Array substrate and display panel Active CN113625495B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110861387.XA CN113625495B (en) 2021-07-29 2021-07-29 Array substrate and display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110861387.XA CN113625495B (en) 2021-07-29 2021-07-29 Array substrate and display panel

Publications (2)

Publication Number Publication Date
CN113625495A CN113625495A (en) 2021-11-09
CN113625495B true CN113625495B (en) 2023-05-30

Family

ID=78381493

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110861387.XA Active CN113625495B (en) 2021-07-29 2021-07-29 Array substrate and display panel

Country Status (1)

Country Link
CN (1) CN113625495B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114333580B (en) * 2021-12-21 2022-11-25 Tcl华星光电技术有限公司 Display panel and display device
CN114442390B (en) * 2022-03-21 2023-10-20 京东方科技集团股份有限公司 Maintenance method of array substrate driving circuit, driving circuit and display device

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4167952B2 (en) * 2003-07-24 2008-10-22 セイコーエプソン株式会社 Display driver, electro-optical device, and driving method
KR20080033730A (en) * 2006-10-13 2008-04-17 삼성전자주식회사 Liquid crystal display device
CN104409065A (en) * 2014-12-18 2015-03-11 京东方科技集团股份有限公司 Shifting register and repairing method thereof, as well as gate drive circuit and display device
CN105044946B (en) * 2015-09-09 2018-09-04 京东方科技集团股份有限公司 Array substrate, display device and restorative procedure
CN108962162A (en) * 2018-07-10 2018-12-07 武汉华星光电半导体显示技术有限公司 A kind of GOA circuit and embedded type touch control display panel
CN113168817B (en) * 2018-12-13 2022-08-16 深圳市柔宇科技股份有限公司 Repairable GOA driving system, driving method of GOA circuit and display panel

Also Published As

Publication number Publication date
CN113625495A (en) 2021-11-09

Similar Documents

Publication Publication Date Title
US10416512B2 (en) Display substrate and test method thereof
CN113625495B (en) Array substrate and display panel
US7636077B2 (en) Backup shift register module for a gateline driving circuit
US6111558A (en) Liquid crystal displays including closed loop repair lines and methods of repairing same
US7894034B2 (en) Thin film transistor array panel with improved connection to test lines having auxiliary test line with plural extending conductive layers in contact with at least one test line
US20090167976A1 (en) Array Substrate of Liquid Crystal Display, Method of Repairing Same, and Liquid Crystal Display
US20210407869A1 (en) Array substrate and display panel
US20210364874A1 (en) Repairing method for array substrate and array substrate
KR101975533B1 (en) Driving circuit, flat panel display device having the same and method for repairing the driving circuit
WO2021169662A1 (en) Detection structure, display panel, detection apparatus, and detection system
US11398172B2 (en) Display panel and manufacturing method thereof, and display device
US20180180959A1 (en) Panel inspection circuit and liquid crystal display panel
CN100444006C (en) Thin film transistor array panel for display
CN101533621A (en) Method for restoring grid drive
CN103235459A (en) Display substrate and lead repairing method of driver ICs (Integrated Circuits)
CN108538863B (en) Display substrate, repairing method thereof and display device
WO2021042625A1 (en) Array substrate, method for repairing data line breakpoint thereof, and display device
CN108831359A (en) display panel and display device thereof
CN218547885U (en) <xnotran></xnotran>
CN114333580B (en) Display panel and display device
US20220190086A1 (en) Array substrate and display panel
US5894295A (en) Image display device
US11251204B2 (en) Array substrate, method for repairing same, and display device
CN111077711A (en) Short-circuit bar structure, array substrate and display device
KR100458839B1 (en) Flat Panel Display

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant