US20180323191A1 - Fin-type field effect transistors with single-diffusion breaks and method - Google Patents
Fin-type field effect transistors with single-diffusion breaks and method Download PDFInfo
- Publication number
- US20180323191A1 US20180323191A1 US15/873,006 US201815873006A US2018323191A1 US 20180323191 A1 US20180323191 A1 US 20180323191A1 US 201815873006 A US201815873006 A US 201815873006A US 2018323191 A1 US2018323191 A1 US 2018323191A1
- Authority
- US
- United States
- Prior art keywords
- isolation
- semiconductor
- bump
- semiconductor fin
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title abstract description 104
- 230000005669 field effect Effects 0.000 title abstract description 17
- 238000009792 diffusion process Methods 0.000 title abstract description 14
- 239000004065 semiconductor Substances 0.000 claims abstract description 296
- 238000002955 isolation Methods 0.000 claims abstract description 287
- 125000006850 spacer group Chemical group 0.000 claims abstract description 98
- 239000000463 material Substances 0.000 claims abstract description 78
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 73
- 239000000377 silicon dioxide Substances 0.000 claims description 35
- 235000012239 silicon dioxide Nutrition 0.000 claims description 35
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 22
- 229910052710 silicon Inorganic materials 0.000 claims description 22
- 239000010703 silicon Substances 0.000 claims description 22
- 229910052751 metal Inorganic materials 0.000 claims description 19
- 239000002184 metal Substances 0.000 claims description 19
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 15
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 12
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 6
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 4
- 230000008569 process Effects 0.000 abstract description 48
- 238000005530 etching Methods 0.000 abstract description 10
- 239000010410 layer Substances 0.000 description 176
- 238000010586 diagram Methods 0.000 description 18
- 239000012212 insulator Substances 0.000 description 13
- 239000002019 doping agent Substances 0.000 description 11
- 239000004020 conductor Substances 0.000 description 10
- 238000012545 processing Methods 0.000 description 10
- 239000003989 dielectric material Substances 0.000 description 9
- 239000000758 substrate Substances 0.000 description 8
- 238000001459 lithography Methods 0.000 description 7
- 229910001092 metal group alloy Inorganic materials 0.000 description 7
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 6
- 239000012790 adhesive layer Substances 0.000 description 6
- 230000004888 barrier function Effects 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 6
- 238000011065 in-situ storage Methods 0.000 description 6
- 230000007547 defect Effects 0.000 description 5
- 238000000151 deposition Methods 0.000 description 5
- 238000007517 polishing process Methods 0.000 description 5
- 229910052782 aluminium Inorganic materials 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 239000005380 borophosphosilicate glass Substances 0.000 description 4
- 239000002800 charge carrier Substances 0.000 description 4
- 229910017052 cobalt Inorganic materials 0.000 description 4
- 239000010941 cobalt Substances 0.000 description 4
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 4
- 239000011800 void material Substances 0.000 description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- -1 aluminum carbon oxide Chemical compound 0.000 description 2
- 229910052735 hafnium Inorganic materials 0.000 description 2
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 239000011777 magnesium Substances 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- 229910001080 W alloy Inorganic materials 0.000 description 1
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 1
- 229910026551 ZrC Inorganic materials 0.000 description 1
- OTCHGXYCWNXDOA-UHFFFAOYSA-N [C].[Zr] Chemical compound [C].[Zr] OTCHGXYCWNXDOA-UHFFFAOYSA-N 0.000 description 1
- CEPICIBPGDWCRU-UHFFFAOYSA-N [Si].[Hf] Chemical compound [Si].[Hf] CEPICIBPGDWCRU-UHFFFAOYSA-N 0.000 description 1
- UGACIEPFGXRWCH-UHFFFAOYSA-N [Si].[Ti] Chemical compound [Si].[Ti] UGACIEPFGXRWCH-UHFFFAOYSA-N 0.000 description 1
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- RVSGESPTHDDNTH-UHFFFAOYSA-N alumane;tantalum Chemical compound [AlH3].[Ta] RVSGESPTHDDNTH-UHFFFAOYSA-N 0.000 description 1
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 description 1
- CAVCGVPGBKGDTG-UHFFFAOYSA-N alumanylidynemethyl(alumanylidynemethylalumanylidenemethylidene)alumane Chemical compound [Al]#C[Al]=C=[Al]C#[Al] CAVCGVPGBKGDTG-UHFFFAOYSA-N 0.000 description 1
- MIQVEZFSDIJTMW-UHFFFAOYSA-N aluminum hafnium(4+) oxygen(2-) Chemical compound [O-2].[Al+3].[Hf+4] MIQVEZFSDIJTMW-UHFFFAOYSA-N 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- WHJFNYXPKGDKBB-UHFFFAOYSA-N hafnium;methane Chemical compound C.[Hf] WHJFNYXPKGDKBB-UHFFFAOYSA-N 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- NFFIWVVINABMKP-UHFFFAOYSA-N methylidynetantalum Chemical compound [Ta]#C NFFIWVVINABMKP-UHFFFAOYSA-N 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- HWEYZGSCHQNNEH-UHFFFAOYSA-N silicon tantalum Chemical compound [Si].[Ta] HWEYZGSCHQNNEH-UHFFFAOYSA-N 0.000 description 1
- 229910003468 tantalcarbide Inorganic materials 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- MTPVUVINMAGMJL-UHFFFAOYSA-N trimethyl(1,1,2,2,2-pentafluoroethyl)silane Chemical compound C[Si](C)(C)C(F)(F)C(F)(F)F MTPVUVINMAGMJL-UHFFFAOYSA-N 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823468—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
Definitions
- the present invention relates to single-diffusion break (SDB) fin-type field effect transistors (FINFETs) and an improved method of forming such SDB FINFETs.
- SDB single-diffusion break
- FINFETs fin-type field effect transistors
- a FINFET fin-type FET
- a FINFET is a non-planar FET that incorporates a semiconductor fin (i.e., a relatively tall and thin, elongated, rectangular-shaped, semiconductor body) and, within the semiconductor fin, a channel region positioned laterally between source/drain regions.
- a gate is positioned adjacent to the top surface and opposing sidewalls of the semiconductor fin at the channel region.
- Such a FINFET exhibits two-dimensional field effects as compared to the single-dimensional field effects exhibited by a planar FET and, thus, exhibits increased drive current.
- FINFET size continues to decrease and FINFET density continues to increase, it can be difficult to form FINFETs without compromising robustness.
- trench isolation region(s) e.g., SDB type isolation region(s)
- an isolation bump e.g., a silicon dioxide bump
- sidewall spacers can be formed on each isolation bump.
- the sidewall spacers prevent any lateral etching of the isolation bump(s), thereby providing control over the final shape of the isolation bump(s). Furthermore, during a subsequent etch process to form source/drain recesses in the semiconductor fin, the sidewalls spacers protect the semiconductor material adjacent to each trench isolation region. Consequently, each source/drain recess will have opposing sides and a bottom that include semiconductor surfaces and the angle of the top surfaces of epitaxial source/drain regions, which are subsequently formed within the source/drain recesses, relative to the top surface of the semiconductor fin will be minimized. Thus, the risk that subsequently formed source/drain contacts will not reach the source/drain regions will be reduced (i.e., the risk of unlanded source/drain contacts will also be reduced). Also disclosed herein is a semiconductor structure formed according to the method.
- a method of forming a semiconductor structure which includes one or more fin-type field effect transistors (FINFETs) and one or more single-diffusion break (SDB) type isolation region(s) that provide isolation for the FINFET(s).
- FINFETs fin-type field effect transistors
- SDB single-diffusion break
- a trench isolation region (e.g., an SDB type isolation region) is formed in a semiconductor fin.
- the semiconductor fin has a first top surface and first opposing sidewalls and the trench isolation region has a second top surface and second opposing sidewalls.
- a hard mask layer can be formed on the partially completed structure and, particularly, on the first top surface of the semiconductor fin and the second top surface of the trench isolation region.
- a bump opening can be formed in the hard mask layer such that it is aligned above the trench isolation region and such that the second top surface of the trench isolation region is exposed at the bottom of the bump opening.
- An isolation bump can be formed in the bump opening on the trench isolation region.
- the isolation bump can have a third top surface and third opposing sidewalls, on the trench isolation region.
- sidewall spacers can be formed on the third opposing sidewalls of the isolation bump.
- the sidewall spacers can be made of a different material than the isolation bump and can specifically be formed so that they completely cover the third opposing sidewalls of the isolation bump.
- a combination of the width of the isolation bump and the width of each sidewall spacer should be such that at least outer portions of the sidewall spacers are above and immediately adjacent to the first top surface of the semiconductor fin.
- an etch process can be performed so as to expose the first opposing sidewalls of the semiconductor fin and to recess the third top surface of the isolation bump. During this etch process, the sidewall spacers prevent lateral etching of the isolation bump in order to control the final shape of the isolation bump.
- trench isolation regions are formed in a semiconductor fin.
- the semiconductor fin has a first top surface and first opposing sidewalls and each trench isolation regions has a second top surface and second opposing sidewalls.
- a hard mask layer can be formed on the partially completed structure and, particularly, on the first top surface of the semiconductor fin and over the second top surface of each trench isolation region.
- Bump openings can be formed in the hard mask layer such that each bump opening is aligned above a trench isolation region and such that the second top surface of the trench isolation region is exposed at the bottom of each bump opening. Isolation bumps can then be formed on the trench isolation regions in the bump openings, respectively.
- Each isolation bump having a third top surface and third opposing sidewalls.
- sidewall spacers can be formed on the third opposing sidewalls of each of the isolation bumps.
- the sidewall spacers can be formed, for example, using the material of the hard mask layer. Specifically, a dry etch process can be performed in order to remove portions of the hard mask layer from horizontal surfaces and to leave intact portions of the hard mask layer on vertical surfaces, thereby forming the sidewall spacers.
- the hard mask layer can be made of a different material than the isolation bumps and can specifically be formed so that the resulting sidewall spacers completely cover the third opposing sidewalls of the isolation bumps.
- a combination of the width of each isolation bump and the width of each sidewall spacer thereon should be such that at least outer portions of the sidewall spacers are above and immediately adjacent to the first top surface of the semiconductor fin.
- Each of the method embodiments can further include additional process steps that use the active device region(s) of the semiconductor fin to form FINFET(s).
- gate structures can be formed on each isolation bump and on each active device region adjacent to a channel region. Additional sidewall spacers can be formed on the gate structures.
- the source/drain recesses will be physically separated from the trench isolation region(s) and, within each source/drain recess, semiconductor surfaces will be exposed at a first side of the source/drain recess adjacent to a channel region, at a second side of the source/drain recess adjacent to a trench isolation region and at a bottom of the source/drain recess.
- a semiconductor layer can then be epitaxially deposited onto the semiconductor surfaces within each source/drain recess, thereby forming source/drain regions each having a fourth top surface.
- the angle of the fourth top surface of each source/drain region relative to the first top surface of the semiconductor fin will be minimized and the risk that subsequently formed source/drain contacts will not reach the source/drain regions will also be minimized (i.e., the risk of unlanded source/drain contacts will also be minimized).
- FINFETs fin-type field effect transistors
- SDB single-diffusion break
- the semiconductor structure can include a semiconductor fin.
- the semiconductor fin can have a first top surface and first opposing sidewalls and can include an active device region.
- the semiconductor structure can further include at least one trench isolation region (e.g., an SDB type isolation region) in the semiconductor fin positioned laterally adjacent to the active device region.
- each active device region can be positioned laterally between a pair of adjacent trench isolation regions.
- Each trench isolation region can have a second top surface and second opposing sidewalls.
- the semiconductor structure can further include isolation bump(s) on the second top surface of the trench isolation region(s), respectively.
- the isolation bump(s) can each have a third top surface and third opposing sidewalls.
- Sidewall spacers can be on the third opposing sidewalls of each isolation bump.
- the sidewall spacer(s) can be made of a different material than the isolation bump(s) and at least an outer portion of each sidewall spacer can be above and immediately adjacent to the first top surface of the semiconductor fin.
- the semiconductor structure can further include at least one transistor and, particularly, a FINFET.
- Each FINFET can include a channel region within an active device region and positioned laterally between source/drain regions.
- the source/drain regions can include source/drain recesses, which are within the semiconductor fin, which are filled with a semiconductor layer, and which have a fourth top surface.
- At least one of the source/drain regions can be positioned laterally between the channel region and a trench isolation region so as to have a first side adjacent to the channel region and a second side opposite the first side, but physically separated from the trench isolation region.
- the sidewall spacers on the isolation bump(s) protect the area of the semiconductor fin immediately adjacent the trench isolation region(s) to ensure that semiconductor surfaces are exposed on the opposing sides and bottoms of the source/drain recesses. Since the opposing sides and bottoms of the source/drain recesses include semiconductor surfaces onto which the semiconductor layer for the source/drain regions is epitaxially deposited, the angle of the fourth top surface of each source/drain region relative to the first top surface of the semiconductor fin will be minimized and the risk that the source/drain contacts will not reach the source/drain regions will be reduced (i.e., the risk of unlanded source/drain contacts will also be reduced).
- FIG. 1A is a cross-section diagram illustrating formation of source/drain regions adjacent to single-diffusion breaks (SDBs) using conventional fin-type field effect transistor (FINFET) processing techniques;
- SDBs single-diffusion breaks
- FINFET fin-type field effect transistor
- FIG. 1B is a cross-section diagram illustrating possible defects in contacts formed on the source/drain regions of FIG. 1A ;
- FIG. 2B is a cross-section diagram illustrating possible defects in contacts formed on the source/drain regions of FIG. 2A ;
- FIG. 3 is a flow diagram illustrating a method of forming a semiconductor structure, which includes one or more fin-type field effect transistors (FINFETs) and one or more single-diffusion break (SDB) type isolation region(s);
- FINFETs fin-type field effect transistors
- SDB single-diffusion break
- FIGS. 5A-5C are different cross-section diagrams of a partially completed structure formed according to the method of FIG. 3 ;
- FIGS. 6A-6C are different cross-section diagrams of a partially completed structure formed according to the method of FIG. 3 ;
- FIGS. 8A-8C are different cross-section diagrams of a partially completed structure formed according to the method of FIG. 3 ;
- FIGS. 9A-9C are different cross-section diagrams of a partially completed structure formed according to the method of FIG. 3 ;
- FIGS. 10A-10C are different cross-section diagrams of a partially completed structure formed according to the method of FIG. 3 ;
- FIG. 11 is a cross-section diagram of a partially completed structure formed according to the method of FIG. 3 ;
- FIGS. 13A-13C are different cross-section diagrams of a partially completed structure formed according to the method of FIG. 3 ;
- FIGS. 14-20 are cross-section diagrams illustrating partially completed structures, respectively, formed according to the method of FIG. 3 ;
- FIGS. 21A-21C are different cross-section diagrams of a partially completed structure formed according to the method of FIG. 3 .
- FINFET fin-type field effect transistor
- these additional processes include forming epitaxial source/drain regions 13 . That is, source/drain recesses are formed within each active device region 11 on opposing sides of a channel region 12 . Subsequently, epitaxial semiconductor material for the epitaxial source/drain regions 13 is grown within each of the source/drain recesses. However, if a source/drain recess is formed immediately adjacent to an adjacent isolation region 15 , the exposed surfaces on which the epitaxial semiconductor material is grown within that source/drain recess will include both semiconductor surfaces of the semiconductor fin 10 and an isolation surface of the adjacent isolation region 15 .
- a facet corner 14 at one end of the top surface 16 of the epitaxial source/drain region 13 will be located deep within the recess (e.g., adjacent the bottom of the recess) near the isolation region 15 and, thus, the top surface 16 of the epitaxial source/drain region 13 will be significantly angled relative to the top surface 17 of the semiconductor fin 10 .
- the angle 5 of the top surface 16 of an epitaxial source/drain region 13 is relatively large, landing of a subsequently formed source/drain contact 18 on that top surface can be difficult and can lead to a void 19 between the contact 18 and source/drain region 13 and can, thereby, lead to a defective device (see FIG. 1B ).
- silicon dioxide bumps 20 can be formed above the isolation regions 15 . These silicon dioxide bumps 20 can be wider than the isolation regions 15 such that the outer edges of each silicon dioxide bump 20 will extend laterally beyond the sidewalls of the isolation region below. Thus, when the source/drain recesses are etched, the semiconductor material adjacent to the sidewalls of the isolation regions 15 is protected. Consequently, the exposed surfaces on which the epitaxial semiconductor material is grown within each source/drain recess will include semiconductor surfaces on the opposing sides and the bottom of that recess.
- the facet corner 14 at the end of the top surface 16 of the epitaxial source/drain region 13 near the isolation region 15 will be located closer to the top of the recess and, thus, the top surface 16 of the epitaxial source/drain region 13 will be less angled relative to the top surface 17 of the semiconductor fin 10 , thereby minimizing the occurrence of a void 19 between the source/drain contact and the source/drain region 13 below (i.e., thereby minimizing the risk of an unlanded contact) (see FIG. 2B ).
- the presence of silicon dioxide bumps 20 reduces the size of each contact area at the top surface of each source/drain region and, thereby increases the risk of defects due to overlay errors.
- processing techniques have been developed that expose the sidewalls of the semiconductor fin prior to gate structure formation and that essentially simultaneously reduce the size of the silicon dioxide bumps 20 and, thereby increase the size of the contact area
- these processing techniques provide little control over the final shape of the silicon dioxide bumps.
- these processing techniques use a combination of both vertical and lateral etching, which can lead to silicon dioxide bumps that have significantly curved sidewalls and smaller gate landing areas.
- the curved sidewalls and smaller gate landing areas can result in all various conditions that can impact device robustness including, for example, functioning gates that land on portions of the silicon dioxide bumps, non-functioning gates that land on the silicon dioxide bumps and adjacent source/drain regions, and excessively large divots in the top surface of the semiconductor fin.
- trench isolation region(s) can be formed within a semiconductor fin; an isolation bump (e.g., a silicon dioxide bump) can be formed above each trench isolation region; and sidewall spacers can be formed on each isolation bump.
- the sidewall spacers prevent any lateral etching of the isolation bump(s), thereby providing control over the final shape of the isolation bump(s). Furthermore, during a subsequent etch process to form source/drain recesses in the semiconductor fin, the sidewalls spacers protect the semiconductor material adjacent to each trench isolation region. Consequently, each source/drain recess will have opposing sides and a bottom that include semiconductor surfaces and the angle of the top surfaces of epitaxial source/drain regions, which are subsequently formed within the source/drain recesses, relative to the top surface of the semiconductor fin will be minimized. Thus, the risk that subsequently formed source/drain contacts will not reach the source/drain regions will be reduced (i.e., the risk of unlanded source/drain contacts will also be reduced). Also disclosed herein is a semiconductor structure formed according to the method.
- a method of forming a semiconductor structure which includes one or more fin-type field effect transistors (FINFETs) and one or more single-diffusion break (SDB) type isolation region(s) that define the active device region(s) for the FINFET(s) and that provide isolation for the FINFET(s).
- FINFETs fin-type field effect transistors
- SDB single-diffusion break
- the method can include providing a semiconductor wafer.
- the semiconductor wafer can be a bulk semiconductor wafer.
- the semiconductor wafer can be, for example, a semiconductor-on-insulator wafer (e.g., a silicon-on-insulator (SOI) wafer or any other suitable semiconductor-on-insulator wafer) (not shown).
- a semiconductor-on-insulator wafer can include a substrate (e.g., a silicon substrate or any other suitable substrate including, but not limited to, a silica glass substrate or a silicon carbide (SiC) substrate), an insulator layer (e.g., a buried oxide (BOX) layer or other suitable insulator layer) on the substrate and a semiconductor layer on the insulator layer.
- the bulk semiconductor wafer or, if applicable, the semiconductor layer of the semiconductor-on-insulator wafer can be made of a first semiconductor material (e.g., silicon or some other suitable monocrsytalline semiconductor material).
- the method can further include forming at least one semiconductor fin 410 on the semiconductor wafer (see FIGS. 4A-4B ).
- a semiconductor fin refers to a relatively tall and thin, elongated, semiconductor body that is essentially rectangular in shape.
- the semiconductor fin 410 can be formed the upper portion of the bulk semiconductor wafer 402 , as illustrated, (or from the semiconductor layer of a semiconductor-on-insulator wafer) using, for example, conventional lithographic patterning techniques or sidewall image transfer (SIT) techniques.
- the semiconductor fin 410 will be made of the first semiconductor material (e.g., silicon or some other suitable monocrsytalline semiconductor material).
- the semiconductor fin 410 can have a first top surface 481 , first opposing sidewalls 482 and a height 499 .
- the semiconductor fin 410 could be doped, either before or after formation, so that channel region(s), which will be located within the semiconductor fin 410 , have an appropriate type conductivity at a relatively low conductivity level.
- the semiconductor fin 410 can have an N ⁇ conductivity; whereas, for an N-type FINFET, the semiconductor fin 410 can have a P ⁇ conductivity.
- the semiconductor fin 410 can be undoped.
- a single semiconductor fin 410 is illustrated. However, it should be illustrated that the semiconductor structure could be formed so as to have multiple essentially parallel semiconductor fins.
- a first isolation layer 441 can be deposited over the partially completed structure and a polishing process (e.g., a chemical mechanical polishing (CMP) process) can be performed in order to expose the first top surface 481 of the semiconductor fin 410 (see FIG. 4B ).
- a polishing process e.g., a chemical mechanical polishing (CMP) process
- the first isolation layer 441 will be formed adjacent to the first opposing sidewalls 482 of the semiconductor fin 410 (and, if applicable, will fill the spaces between adjacent semiconductor fins).
- the first isolation layer 441 can be, for example, a layer of silicon dioxide.
- the first isolation layer 441 can include one or more layers of any suitable isolation material (e.g., silicon dioxide, silicon oxycarbide, etc.).
- One or more trenches 450 can subsequently be formed in the semiconductor fin 410 (see FIGS. 5A-5C ). Specifically, conventional lithographic patterning and selective etch techniques can be performed to form one or more trenches 450 .
- a single trench 450 can be formed in the semiconductor fin 410 so as to be positioned laterally adjacent to at least one active device region 411 for a fin-type field effect transistor (FINFET).
- FINFET fin-type field effect transistor
- one or more pairs of adjacent trenches 450 can formed in the semiconductor fin 410 to define the boundaries of active device regions 411 for corresponding FINFETs (as illustrated).
- each trench 450 can have a first depth 498 , as measured from the first top surface 481 of the semiconductor fin 410 , and a first width 497 , as measured at the first top surface 481 of the semiconductor fin 410 in a direction perpendicular to the width of the semiconductor fin 410 (see FIG. 5A ).
- the first depth 498 can be equal to or less than the height 499 of the semiconductor fin 410 .
- each trench 450 can cut across the full width of the semiconductor fin 410 to the first isolation layer 441 on the first opposing sidewalls 482 of the semiconductor fin 410 (see FIG. 5C ).
- One or more trench isolation regions 415 can then be formed in the trenches 450 ( 310 , see FIGS. 6A-6C ).
- a second isolation layer 442 can be deposited so as to fill the trench(es) 450 .
- the second isolation layer 442 can be, for example, a layer of silicon dioxide.
- the second isolation layer 442 can include one or more layers of any suitable isolation material (e.g., silicon dioxide, silicon oxycarbide, etc.).
- the second isolation layer 442 can be made of the same isolation material(s) as the first isolation layer 441 .
- the second isolation layer 442 can be made of different isolation material(s) than the first isolation layer 441 .
- mask patterns for both the semiconductor fin 410 and trench(es) 450 can be formed and the upper portion of the bulk semiconductor wafer 402 (or the semiconductor layer of a semiconductor-on-insulator wafer) can be etched in a process that essentially simultaneously forms a semiconductor fin 410 and one or more trench(es) 450 in the semiconductor fin and extending across the full width of the semiconductor fin 410 (see FIGS. 7A-7C ).
- the first isolation layer 441 is deposited so that it is positioned laterally adjacent to and covers the first opposing sidewalls 482 of the semiconductor fin 410 (and, if applicable, will fill the spaces between adjacent semiconductor fins) and further so that it fills the one or more trenches 450 , thereby forming one or more trench isolation regions 415 .
- the first isolation layer 441 can include one or more layers of any suitable isolation material (e.g., silicon dioxide, silicon oxycarbide, etc.).
- each trench isolation region 415 will have a second top surface 483 , which is approximately level with the first top surface 481 of the semiconductor fin 410 , and will further have second opposing sidewalls 484 within the semiconductor fin 410 .
- a hard mask layer can be formed over the partially completed structure and, particularly, on the first isolation layer 441 located on the first opposing sidewalls of the semiconductor fin and further extending laterally over the first top surface 481 of the semiconductor fin 410 and over the second top surface 483 of each trench isolation region 415 ( 312 ).
- the hard mask layer can be, for example, a silicon nitride hard mask layer.
- the hard mask layer can be made of any other suitable hard mask material that is different from the materials used for both the first isolation layer 441 and a subsequently deposited additional isolation layer 443 , discussed in greater detail at process 318 below.
- one or more bump openings 451 can be formed in the hard mask layer above the one or more trench isolation regions 415 , respectively ( 314 , see FIGS. 9A-9C ). Specifically, lithographic patterning and etch processes can be performed in order to form bump opening(s) 451 .
- Each bump opening 451 can extend essentially vertically through the hard mask layer to a trench isolation region 415 below such that, within each bump opening 451 , the second top surface 483 of a trench isolation region 415 is exposed at the bottom of the bump opening 451 (see FIGS. 9A and 9C ).
- the bump opening 451 and trench isolation region 415 below can be approximately vertically aligned and can have approximately equal widths, as illustrated.
- the width of the bump opening 451 can be slightly greater or slightly less than that of the trench isolation region 415 below.
- each bump opening 451 can be adjacent to at least one mask region 430 (i.e., a remaining portion of the mask layer), which is aligned above an active device region 411 within the semiconductor fin 410 and which extends laterally beyond the first opposing sidewalls 482 of the semiconductor fin 410 onto the adjacent first isolation layer 441 (see FIGS. 9A and 9B ).
- the etch used to form the bump opening(s) 451 can stop on the second top surface 483 of the trench isolation region 415 , which is essentially co-planar with the first top surface 481 of the semiconductor fin 410 (as illustrated).
- the second top surface 483 can be etched back slightly.
- An additional isolation layer 443 can then be deposited so as to fill the one or more bump openings 451 , thereby forming one or more isolation bumps 425 on the one or more trench isolation regions 415 , respectively ( 316 , see FIGS. 10A-10C ).
- the additional isolation layer 443 can be, for example, a layer of silicon dioxide such that the isolation bump(s) are silicon dioxide bump(s).
- the additional isolation layer 443 can include one or more layers of any suitable isolation material (e.g., silicon dioxide, silicon oxycarbide, etc.).
- the additional isolation layer 443 can be made of either the same isolation material as the first isolation layer 441 or, alternatively, can be made of a different isolation material.
- a polishing process e.g., a CMP process
- a CMP process can be performed to remove the additional isolation layer 443 from above the top of the mask regions 430 such that each isolation bump 425 has a third top surface 485 , which is approximately level with the top of the mask regions 430 , and third opposing sidewalls 486 .
- sidewall spacers 426 can be formed on the third opposing sidewalls 486 of each isolation bump 425 ( 318 , see FIG. 11 ).
- the sidewall spacers 426 can be formed, for example, using the hard mask layer as the spacer layer.
- a dry etch process can be performed in order to remove portions of the hard mask layer (i.e., portions of the mask regions 430 ) from horizontal surfaces of the isolation bump(s) 425 and the semiconductor fin 410 such that the only remaining portions of the hard mask layer (i.e., the only remaining portions of the mask regions 430 ) are positioned laterally adjacent to vertical surfaces of the isolation bump(s), thereby forming the sidewall spacers 426 .
- the sidewall spacers 426 can be made by completely removing (i.e., stripping) the remaining portions of the hard mask layer and, particularly, the mask regions 430 (e.g., using a selective wet etch process). Then, conventional sidewall spacer formation techniques can be used.
- a conformal dielectric spacer layer can be deposited over the partially completed structure and an anisotropic etch process can be performed in order to remove portions of the conformal dielectric spacer layer from horizontal surfaces of the isolation bump(s) 425 and the semiconductor fin 410 such that the only remaining portions of the conformal spacer layer are positioned laterally adjacent to vertical surfaces of the isolation bump(s), thereby forming the sidewall spacers 426 .
- the material of the sidewall spacers 426 should be a dielectric material that is different from the isolation material used for at least the first isolation layer 441 and the additional isolation layer 443 .
- a combination of the width 496 of a given isolation bump 425 and the widths 495 of the sidewall spacer 426 thereon should be such that at least outer portions of the sidewall spacers 426 are above and immediately adjacent to the first top surface 481 of the semiconductor fin 410 (i.e., such that at least outer portions of the sidewall spacers 426 extend laterally some predetermined distance beyond the second opposing sidewalls 484 of the trench isolation region 415 below).
- an etch process can be performed to expose the first opposing sidewalls 482 of the semiconductor fin 410 and to essentially simultaneously recess the third top surface 485 of each isolation bump 425 ( 320 , see FIGS. 12A-12C ).
- the etch process can be performed in order to selectively etch the isolation material of the first isolation layer 441 and the isolation bump(s) 425 over the semiconductor material of the semiconductor fin 410 and further over the dielectric material of the sidewall spacers 426 , thereby exposing the first opposing sidewalls 482 of the semiconductor fin 410 at each active device region 411 and also recessing the third top surface 485 of each isolation bump 425 .
- One or more etch techniques can be used at process 320 alone and/or in combination.
- a radial line slot antenna (RLSA) plasma etch technique can be performed, followed a chemical oxide removal (COR) technique and/or a SiconiTM dry chemical etch technique.
- the sidewall spacers 426 which are made of a different material than the first isolation layer 441 and additional isolation layer 443 , are not etched during process 320 such that the height of each isolation bump 425 will be less than that of the adjacent sidewall spacers 426 .
- these sidewall spacers 426 prevent lateral etching of the isolation bump(s) 425 (i.e., prevent etching back of the third opposing sidewalls 486 ).
- the method controls the final shape of each isolation bump 425 and further controls the predetermined distance by which the outer edge of a sidewall spacer 426 extends laterally beyond a second opposing sidewall 484 of a trench isolation region 415 below and onto the first top surface 481 of the semiconductor fin 410 .
- Each active device region(s) 411 can then be used to form a corresponding FINFET ( 322 ).
- gate structures can be formed on the partially completed structure ( 324 , see FIGS. 13A-13C ).
- the gate structures formed at process 324 can include a gate structure 460 on the first top surface 481 and on the first opposing sidewalls 482 of the semiconductor fin 410 at each channel region 412 (e.g., essentially centered between a pair of adjacent trench isolation regions 415 ) and a gate structure 460 ′ on the third top surface 485 of each isolation bump 425 .
- the gate structures 460 / 460 ′ formed at process 324 can be sacrificial gate structures, which are to be used as placeholders for subsequent replacement metal gate (RMG) processing (discussed in greater detail below at process 334 ).
- RMG replacement metal gate
- a sacrificial gate stack can be formed on the partially completed structure.
- the sacrificial gate stack can include: a thin sacrificial oxide layer; a sacrificial polysilicon layer, a sacrificial amorphous silicon layer or a sacrificial layer of some other suitable sacrificial material on the sacrificial oxide layer; and a sacrificial gate cap layer, such as a sacrificial silicon nitride gate cap layer. Lithographic patterning and etch processes can then be performed in order to form, from this sacrificial gate stack, sacrificial gates 461 , each having a sacrificial gate cap 463 (as illustrated).
- the gate structures 460 / 460 ′ formed at process 324 can be conventional gate-first gate structures.
- a gate-first gate stack can be formed on the partially completed structure.
- the gate-first gate stack can include: a gate dielectric layer, such as a silicon dioxide gate dielectric layer; a gate conductor layer, such as a polysilicon gate conductor layer, on the gate dielectric layer; and a gate cap layer, such as a silicon nitride gate cap layer, on the gate conductor layer. Lithographic patterning and etch processes can then be performed in order to form, from this gate stack, gate-first gates, each having a gate cap.
- additional sidewall spacers 464 and, particularly, gate sidewall spacers can be formed on the sidewalls of the gate structures 460 / 460 ′ ( 326 , see FIG. 14 ).
- a relatively thin conformal dielectric spacer layer e.g., a relatively thin conformal silicon nitride spacer layer
- An anisotropic etch process can then be performed so as to remove the conformal dielectric spacer layer from horizontal surfaces, thereby forming the additional sidewall spacers 464 on the essentially vertical surfaces of the gate structures 460 / 460 ′.
- the sidewall spacers 426 on each isolation bump 425 and the additional sidewall spacers 464 on the gate structures 460 / 460 ′ are made of the same dielectric material (e.g., silicon nitride), then, as the dielectric spacer layer for the additional sidewall spacers 464 is etched, the height of the sidewall spacers 426 will also be reduced (as illustrated).
- Source/drain recesses 480 for the FINFET(s) can then be formed in the active device region(s) 411 of the semiconductor fin 410 on opposing sides of the gate structures 460 ( 328 , see FIG. 15 ).
- a selective anisotropic etch process can be used to selectively etch the exposed material of the semiconductor fin 410 over the material of the sidewall spacers 426 , 464 and the gate caps 463 .
- each source/drain recess 480 will have a first side 488 adjacent to a channel region 412 , a second side 489 opposite the first side 488 adjacent to, but physically separated from, a trench isolation region 415 and a bottom 487 .
- the bottom 487 of each source/drain recess 480 can be at a second depth 494 , which is less than the first depth 498 of the trench(es) formed for the trench isolation region(s) 415 .
- Source/drain regions 413 can then be formed within the source/drain recesses 480 ( 330 , see FIG. 16 ).
- the source/drain regions 413 can be formed, for example, by epitaxially depositing a semiconductor layer in the source/drain recesses 480 .
- the semiconductor layer can be in-situ doped so as to have the appropriate type conductivity at a relatively high conductivity level. For example, for a P-type FINFET, the semiconductor layer can be in-situ doped with a P-type dopant so as to have P+ conductivity; whereas, for an N-type FINFET, the semiconductor layer can be in-situ doped with an N-type dopant so as to have N+ conductivity.
- the semiconductor layer can be made of the same first semiconductor material as that used for the semiconductor fin 410 (e.g., silicon). Alternatively, the semiconductor layer can be made of a second semiconductor material that is different from the first semiconductor material.
- the type of second semiconductor material used may be preselected to enhance FINFET performance and may vary depending upon whether the FINFET being formed is a P-type FINFET or an N-type FINFET.
- the semiconductor layer can be a silicon germanium (SiGe) layer, which will enhance majority charge carrier mobility within the P-type FINFET's channel region and, thereby enhance performance.
- the semiconductor layer can be a silicon carbide (SiC) layer, which will enhance majority charge carrier mobility within the N-type FINFET's channel region and, thereby enhance performance.
- each source/drain recess 480 is physically separated from the adjacent trench isolation region 415 , semiconductor surfaces will be exposed, not only at the first side 488 adjacent to the channel region 412 and at the bottom 487 , but also at the second side 489 (i.e., adjacent to the trench isolation region 415 ). Consequently, when a semiconductor layer is epitaxially deposited into a source/drain recess 480 to form a source/drain region 413 , the semiconductor layer will grow on the bottom 487 and on both sides 488 - 489 of that recess.
- each source/drain region 413 will have a fourth top surface 490 and the angle of that fourth top surface 490 relative to the first top surface 481 of the semiconductor fin 410 will be minimized.
- the fourth top surface 490 of each source/drain region 413 can be approximately parallel to and level with or higher than the first top surface 481 of the semiconductor fin 410 .
- a blanket interlayer dielectric (ILD) layer 444 can be deposited over the partially completed structures ( 332 , see FIG. 17 ).
- the ILD layer 444 can be, for example, a silicon oxide layer or one or more layers of any suitable ILD material(s) (e.g., silicon dioxide, silicon nitride, borophosphosilicate glass (BPSG), tetraethyl orthosilicate (TEOS), fluorinated tetraethyl orthosilicate (FTEOS), etc.).
- a polishing process e.g., a CMP process
- a CMP process can be performed to expose the tops of the sacrificial gates 461 (i.e., to remove the sacrificial gate caps 463 ) from each of the gate structures 460 / 460 ′.
- the sacrificial gates 461 can be selectively removed to create gate openings 465 / 465 ′ (see FIG. 16 ) and the gate openings 465 / 465 ′ can be filled with replacement metal gates (RMGs) 470 / 470 ′ ( 334 , see FIG. 18 ).
- RMGs replacement metal gates
- replacement of the sacrificial gates with RMGs can be performed as follows.
- the sacrificial material of the sacrificial gates 461 can be selectively etched over the semiconductor material of the semiconductor fin 410 as well as over the adjacent dielectric materials of the additional sidewall spacers 464 and the ILD layer 444 , thereby creating gate openings 465 and 465 ′ in the ILD layer 444 above each channel region 412 and each isolation bump 425 .
- each sacrificial gate structure 460 was formed adjacent to the first top surface 481 and first opposing sidewalls 482 of the semiconductor fin 410 at a channel region 412 , the corresponding gate opening 465 will expose the first top surface 481 and first opposing sidewalls 482 of the semiconductor fin 410 at a channel region 412 .
- each gate opening 465 / 465 ′ will have sidewalls lined with an additional sidewall spacer 464 .
- Replacement metal gates (RMGs) can then be formed in the gate openings.
- the RMGs can include functional RMG(s) 470 for the FINFET(s) 401 in the gate opening(s) 465 adjacent to the first top surface 481 and first opposing sidewalls 482 the semiconductor fin 410 at the channel region(s) 412 and non-functional RMGs 470 ′ above the isolation bump(s) 425 (see FIG. 19 ).
- Exemplary techniques for forming RMGs include conformally depositing a gate dielectric layer 471 so as to line the gate openings 465 / 465 ′ and, then, depositing a stack of gate conductor layers 472 on the gate dielectric layer 471 in order to fill the gate openings.
- the stack of gate conductor layers 472 can include, for example, at least one conformal work function metal layer and a conductive fill material layer on the conformal work function metal layer(s).
- the conformal gate dielectric layer 471 can be a silicon dioxide gate dielectric layer.
- the conformal gate dielectric layer 471 can be a high-K gate dielectric layer.
- the high-K gate dielectric layer can be, for example, a dielectric material with a dielectric constant that is greater than the dielectric constant of silicon dioxide (i.e., greater than 3.9).
- Exemplary high-K dielectric materials include, but are not limited to, hafnium (Hf)-based dielectrics (e.g., hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, hafnium aluminum oxide, etc.) or other suitable high-k dielectrics (e.g., aluminum oxide, tantalum oxide, zirconium oxide, etc.).
- the conformal work function metal can include a metal material or metal alloy material that is preselected in order to achieve the optimal gate conductor work function given the conductivity type of the FET.
- the optimal gate conductor work function of an NFET will be, for example, between 3.9 eV and about 4.2 eV.
- Exemplary metals (and metal alloys) having a work function within this range include, but are not limited to, hafnium, zirconium, titanium, tantalum, aluminum, and alloys thereof, such as, hafnium carbide, zirconium carbide, titanium carbide, tantalum carbide, and aluminum carbide.
- the optimal gate conductor work function for a PFET will be, for example, between about 4.9 eV and about 5.2 eV.
- Exemplary metals (and metal alloys) having a work function within this range include, but are not limited to, ruthenium, palladium, platinum, cobalt, and nickel, as well as metal oxides (aluminum carbon oxide, aluminum titanium carbon oxide, etc.) and metal nitrides (e.g., titanium nitride, titanium silicon nitride, tantalum silicon nitride, titanium aluminum nitride, tantalum aluminum nitride, etc.).
- the conductive fill material layer can be a blanket layer of a metal or a metal alloy, such as tungsten, a tungsten alloy (e.g., tungsten silicide or titanium tungsten), cobalt, aluminum or any other suitable metal or metal alloy.
- a polishing process e.g., a CMP process
- the RMG materials within the gate openings can be etched back (i.e., recessed).
- a dielectric cap layer e.g., a silicon nitride cap layer
- CMP CMP
- lithographic patterning and etch processes can be performed in order to form contact openings 478 that extend essentially vertically through the ILD layer 444 to the fourth top surfaces 490 of the source/drain regions 413 ( 336 , see FIG. 20 ).
- source/drain contacts 418 also referred to in the art as metal plugs
- FIGS. 21A-21C see FIGS. 21A-21C ).
- These source/drain contacts 418 can be formed, for example, by optionally depositing one or more conformal layers such as a conformal adhesive layer (e.g., a titanium adhesive layer or other suitable adhesive layer) and/or a conformal barrier layer (e.g., titanium nitride barrier layer or other suitable barrier layer) to line the contact openings and, then, depositing a conductor and, particularly, a metal or metal alloy (e.g., a tungsten, cobalt, aluminum or any other suitable metal plug material) to fill the remaining spaces within the contact openings.
- a conformal adhesive layer e.g., a titanium adhesive layer or other suitable adhesive layer
- a conformal barrier layer e.g., titanium nitride barrier layer or other suitable barrier layer
- a semiconductor structure 400 which includes one or more fin-type field effect transistors (FINFETs) 401 and one or more single-diffusion break (SDB) type isolation regions that provide isolation for the FINFET(s).
- FINFETs fin-type field effect transistors
- SDB single-diffusion break
- the semiconductor structure 400 can include a semiconductor fin 410 on a semiconductor substrate.
- the semiconductor fin 410 can be formed from an upper portion of a bulk semiconductor wafer 402 , as illustrated.
- the semiconductor fin 410 can be formed from a semiconductor layer of a semiconductor-on-insulator wafer (e.g., a silicon-on-insulator (SOI) wafer or any other suitable semiconductor-on-insulator wafer).
- the semiconductor fin can be made of a first semiconductor material (e.g., silicon or some other suitable monocrsytalline semiconductor material).
- a semiconductor fin refers to a relatively tall and thin, elongated, semiconductor body that is essentially rectangular in shape.
- the semiconductor fin 410 can have a first top surface 481 and first opposing sidewalls 482 .
- the semiconductor structure 400 can further include a first isolation layer 441 adjacent to the first opposing sidewalls 482 of the semiconductor fin 410 .
- the first isolation layer 441 can be, for example, a layer of silicon dioxide.
- the first isolation layer 441 can include one or more layers of any suitable isolation material (e.g., silicon dioxide, silicon oxycarbide, etc.).
- the semiconductor structure 400 can further include, within the semiconductor fin 410 , one or more active device regions 411 for one or more fin-type field effect transistors (FINFETs), respectively, and at least one trench isolation region 415 (e.g., an SDB type isolation region) positioned laterally adjacent to each active device region 411 .
- each active device region 411 can be positioned laterally between a pair of adjacent trench isolation regions 415 .
- Each trench isolation region 415 can include a trench 450 that extends essentially vertically into the semiconductor fin 410 to a first depth 498 , that cuts across the full width of the semiconductor fin 410 and that is filled with the same first isolation layer 441 that is adjacent to the first opposing sidewalls 482 of the semiconductor fin 410 .
- each trench 450 can be filled with a second isolation layer 442 ).
- the first depth 498 of each trench 450 can be equal to or less than the height 499 of the semiconductor fin 410 and each trench isolation region 415 can have a second top surface 483 that is approximately level with the first top surface 481 of the semiconductor fin 410 and second opposing sidewalls 484 within the semiconductor fin 410 . It should be noted that, as illustrated in FIGS.
- the top of the first isolation layer 441 is below the level of the first top surface 481 of the semiconductor fin 410 at the active device region(s) 411 , but is at the same level as the first top surface 481 of the semiconductor fin 410 at the trench isolation region(s) 415 .
- the semiconductor structure 400 can further include an isolation bump 425 on the second top surface 483 of each trench isolation region 415 .
- Each isolation bump 425 and the trench isolation region 415 below can be approximately vertically aligned and can have approximately equal widths as measured in a direction along the length of the semiconductor fin 410 , as illustrated in FIG. 21A .
- the width of the isolation bump 425 can be slightly greater or slightly less than that of the trench isolation region 415 below.
- Each isolation bump 425 can further extend laterally beyond the trench isolation region 415 and the first opposing sidewalls of the semiconductor fin 410 so as to be above and immediately adjacent to the first isolation layer 441 .
- the isolation bump 425 can be made of an additional isolation layer 443 .
- the additional isolation layer 443 can be, for example, a layer of silicon dioxide such that the isolation bump(s) are silicon dioxide bump(s).
- the additional isolation layer 443 can include one or more layers of any suitable isolation material (e.g., silicon dioxide, silicon oxycarbide, etc). See detailed discussion of the method above regarding selection of the isolation materials for the first isolation layer 441 , the optional second isolation layer 442 and the additional isolation layer 443 .
- each isolation bump 425 can have a third top surface 485 and third opposing sidewalls 486 .
- the semiconductor structure 400 can further include sidewall spacers 426 on the third opposing sidewalls 486 of each isolation bump 425 .
- the material of the sidewall spacers 426 can be a dielectric material that is different from the isolation material used for at least the first isolation layer 441 and the additional isolation layer 443 .
- the sidewall spacers 426 can be silicon nitride sidewall spacers.
- a combination of the width 496 of a given isolation bump 425 and the width 495 of each sidewall spacer 426 thereon should be such that at least outer portions of the sidewall spacers 426 are above and immediately adjacent to the first top surface 481 of the semiconductor fin 410 (i.e., such that at least outer portions of the sidewall spacers 426 extend laterally some predetermined distance beyond the second opposing sidewalls 484 of the trench isolation region 415 below).
- the semiconductor structure 400 can further include at least one transistor 401 and, particularly, at least one FINFET.
- Each FINFET 401 can include source/drain regions 413 ; a channel region 412 positioned laterally between the source/drain regions 413 ; and a gate structure adjacent to the first top surface 481 and first opposing sidewalls 482 of the semiconductor fin 410 at the channel region 412 .
- the channel region 412 can be within a corresponding active device region 411 in the semiconductor fin 410 .
- the active device region 411 or at least the channel region 412 therein can have appropriate type conductivity at a relatively low conductivity level.
- the channel region 412 can be doped so as to have an N ⁇ conductivity; whereas, for an N-type FINFET, the channel region 412 can be doped so as to have a P ⁇ conductivity.
- the channel region 412 can be undoped.
- the gate structure can be a replacement metal gate (RMG) structure 470 , as illustrated.
- the gate structure can be a gate-first gate structure.
- Gate sidewall spacers 464 e.g., silicon nitride gate sidewall spacers
- the semiconductor structure 400 will also include a non-functioning gate structure (e.g., a non-functioning RMG 470 ′) with gate sidewall spacers 464 above each of isolation bump 425 .
- the source/drain regions 413 can be on opposite sides of the gate structure 470 .
- Each source/drain region 413 can include a source/drain recess having a first side 488 , a second side 489 opposite the first side 488 and a bottom 487 .
- the first side 488 can be positioned laterally adjacent to the channel region 412 .
- the second side 489 can be positioned laterally adjacent to, but physically separated from, a trench isolation region 415 .
- the bottom 487 can be at a second depth 494 , which is above the first depth 498 of the trench(es) used for the trench isolation region(s) 415 .
- Each source/drain region 413 can further include a semiconductor layer within the source/drain recess and can have a fourth top surface 490 .
- the semiconductor layer can be an epitaxial semiconductor layer that is in-situ doped so as to have the appropriate type conductivity at a relatively high conductivity level.
- the additional semiconductor layer can be in-situ doped with a P-type dopant so as to have P+ conductivity; whereas, for an N-type FINFET, the additional semiconductor layer can be in-situ doped with an N-type dopant so as to have N+ conductivity.
- the semiconductor layer can be made of the same first semiconductor material as that used for the semiconductor fin 410 (e.g., silicon).
- the semiconductor layer can be made of a second semiconductor material that is different from the first semiconductor material.
- the type of second semiconductor material used may be preselected to enhance FINFET performance and may vary depending upon whether the FINFET being formed is a P-type FINFET or an N-type FINFET.
- the additional semiconductor layer can be a silicon germanium (SiGe) layer, which will enhance majority charge carrier mobility within the P-type FINFET's channel region and, thereby enhance performance.
- the additional semiconductor layer can be a silicon carbide (SiC) layer, which will enhance majority charge carrier mobility within the N-type FINFET's channel region and, thereby enhance performance.
- the sidewall spacers 426 on the isolation bump(s) 425 protect the area of the semiconductor fin 410 immediately adjacent the trench isolation region(s) 415 to ensure that semiconductor surfaces are exposed on the opposing sides and bottoms of the source/drain recesses. Since the opposing sides and bottoms of the source/drain recesses include semiconductor surfaces onto which the semiconductor layer is epitaxially deposited to form the source/drain regions 413 , the angle of the fourth top surface 490 of each source/drain region 413 relative to the first top surface 481 of the semiconductor fin 410 will be minimized. Thus, for example, the fourth top surface 490 of each source/drain region 413 can be approximately parallel to and level with or higher than the first top surface 481 of the semiconductor fin 410 .
- the semiconductor structure 400 can further include a blanket interlayer dielectric (ILD) layer 444 on the fourth top surface 490 of each of the source/drain regions 413 and laterally surrounding the gate structures 470 / 470 ′.
- the ILD layer 444 can be, for example, a silicon oxide layer or one or more layers of any suitable ILD material(s) (e.g., silicon dioxide, silicon nitride, borophosphosilicate glass (BPSG), tetraethyl orthosilicate (TEOS), fluorinated tetraethyl orthosilicate (FTEOS), etc.).
- ILD interlayer dielectric
- the semiconductor structure 400 can further include source/drain contacts 418 (also referred to in the art as metal plugs). Specifically, the semiconductor structure 400 can include contact openings that extend essentially vertically through the ILD layer 444 to the fourth top surfaces 490 of the source/drain regions 413 . Source/drain contacts 418 within the contact openings can include one or more conformal layers such as a conformal adhesive layer (e.g., a titanium adhesive layer or other suitable adhesive layer) and/or a conformal barrier layer (e.g., titanium nitride barrier layer or other suitable barrier layer), which line the contact openings.
- a conformal adhesive layer e.g., a titanium adhesive layer or other suitable adhesive layer
- a conformal barrier layer e.g., titanium nitride barrier layer or other suitable barrier layer
- the source/drain contacts 418 can further include a conductor and, particularly, a metal or metal alloy (e.g., a tungsten, cobalt, aluminum or any other suitable metal plug material), which fills the remaining space within the contact openings. Since, as discussed above, the method of forming the semiconductor structure ensures that the angle of the fourth top surface 490 of each source/drain region 413 relative to the first top surface 481 of the semiconductor fin 410 is reduced, the risk of any unlanded contacts is also reduced. That is, the risk that a defect and, particularly, a void will be present between any given source/drain contact 418 and the source/drain region 413 below is reduced.
- a metal or metal alloy e.g., a tungsten, cobalt, aluminum or any other suitable metal plug material
- the FINFET(s) 401 can be N-type FINFET(s) or P-type FINFET(s).
- the channel region can have P-type conductivity (or can be undoped) and the source/drain regions can have N-type conductivity; whereas, for a P-type FINFET, the channel region can have N-type conductivity (or can be undoped) and the source/drain regions can have P-type conductivity.
- Those skilled in the art will recognize that different dopants can be used to achieve the different conductivity types and that the dopants may vary depending upon the different semiconductor materials used.
- a silicon-based semiconductor material having N-type conductivity is typically doped with an N-type dopant (e.g., a Group V dopant, such as arsenic (As), phosphorous (P) or antimony (Sb)), whereas a silicon-based semiconductor material having P-type conductivity is typically doped with a P-type dopant (e.g., a Group III dopant, such as boron (B) or indium (In)).
- N-type dopant e.g., a Group V dopant, such as arsenic (As), phosphorous (P) or antimony (Sb)
- P-type dopant e.g., a Group III dopant, such as boron (B) or indium (In)
- GaN gallium nitride
- Si silicon
- laterally is used herein to describe the relative locations of elements and, more particularly, to indicate that an element is positioned to the side of another element as opposed to above or below the other element, as those elements are oriented and illustrated in the drawings.
- an element that is positioned laterally adjacent to another element will be beside the other element
- an element that is positioned laterally immediately adjacent to another element will be directly beside the other element
- an element that laterally surrounds another element will be adjacent to and border the outer sidewalls of the other element.
Abstract
Description
- The present invention claims the benefit under 35 U.S.C. § 120 as a divisional of presently pending U.S. patent application Ser. No. 15/589,292 filed On May 8, 2017, the entire teachings of which are incorporated herein by reference.
- The present invention relates to single-diffusion break (SDB) fin-type field effect transistors (FINFETs) and an improved method of forming such SDB FINFETs.
- More specifically, integrated circuit design decisions are often driven by device scalability, device density, manufacturing efficiency and costs. For example, size scaling of planar field effect transistors (FETs) resulted in the development of planar FETs with relatively short channel lengths and, unfortunately, the smaller channel lengths resulted in a corresponding increase in short channel effects and a decrease in drive current. In response, non-planar FET technologies (e.g., fin-type FET (FINFET) technologies) were developed. A FINFET is a non-planar FET that incorporates a semiconductor fin (i.e., a relatively tall and thin, elongated, rectangular-shaped, semiconductor body) and, within the semiconductor fin, a channel region positioned laterally between source/drain regions. A gate is positioned adjacent to the top surface and opposing sidewalls of the semiconductor fin at the channel region. Such a FINFET exhibits two-dimensional field effects as compared to the single-dimensional field effects exhibited by a planar FET and, thus, exhibits increased drive current. Unfortunately, as FINFET size continues to decrease and FINFET density continues to increase, it can be difficult to form FINFETs without compromising robustness.
- In view of the foregoing, disclosed herein is a method of forming a semiconductor structure that includes one or more fin-type field effect transistors (FINFETs) and one or more single-diffusion break (SDB) type isolation region(s) that provide isolation for the FINFET(s). In the method, trench isolation region(s) (e.g., SDB type isolation region(s)) can be formed within a semiconductor fin; an isolation bump (e.g., a silicon dioxide bump) can be formed above each trench isolation region; and sidewall spacers can be formed on each isolation bump. During a subsequent etch process to reduce the height of the isolation bump(s) and to remove isolation material from the sidewalls of the semiconductor fin, the sidewall spacers prevent any lateral etching of the isolation bump(s), thereby providing control over the final shape of the isolation bump(s). Furthermore, during a subsequent etch process to form source/drain recesses in the semiconductor fin, the sidewalls spacers protect the semiconductor material adjacent to each trench isolation region. Consequently, each source/drain recess will have opposing sides and a bottom that include semiconductor surfaces and the angle of the top surfaces of epitaxial source/drain regions, which are subsequently formed within the source/drain recesses, relative to the top surface of the semiconductor fin will be minimized. Thus, the risk that subsequently formed source/drain contacts will not reach the source/drain regions will be reduced (i.e., the risk of unlanded source/drain contacts will also be reduced). Also disclosed herein is a semiconductor structure formed according to the method.
- More particularly, disclosed herein is a method of forming a semiconductor structure, which includes one or more fin-type field effect transistors (FINFETs) and one or more single-diffusion break (SDB) type isolation region(s) that provide isolation for the FINFET(s).
- Generally, in this method, a trench isolation region (e.g., an SDB type isolation region) is formed in a semiconductor fin. The semiconductor fin has a first top surface and first opposing sidewalls and the trench isolation region has a second top surface and second opposing sidewalls. A hard mask layer can be formed on the partially completed structure and, particularly, on the first top surface of the semiconductor fin and the second top surface of the trench isolation region. A bump opening can be formed in the hard mask layer such that it is aligned above the trench isolation region and such that the second top surface of the trench isolation region is exposed at the bottom of the bump opening. An isolation bump can be formed in the bump opening on the trench isolation region. The isolation bump can have a third top surface and third opposing sidewalls, on the trench isolation region.
- After the isolation bump is formed, sidewall spacers can be formed on the third opposing sidewalls of the isolation bump. The sidewall spacers can be made of a different material than the isolation bump and can specifically be formed so that they completely cover the third opposing sidewalls of the isolation bump. Furthermore, a combination of the width of the isolation bump and the width of each sidewall spacer should be such that at least outer portions of the sidewall spacers are above and immediately adjacent to the first top surface of the semiconductor fin.
- After the sidewall spacers are formed on the isolation bump, an etch process can be performed so as to expose the first opposing sidewalls of the semiconductor fin and to recess the third top surface of the isolation bump. During this etch process, the sidewall spacers prevent lateral etching of the isolation bump in order to control the final shape of the isolation bump.
- In one particular embodiment of the method disclosed herein, trench isolation regions (e.g., SDB type isolation regions) are formed in a semiconductor fin. The semiconductor fin has a first top surface and first opposing sidewalls and each trench isolation regions has a second top surface and second opposing sidewalls. A hard mask layer can be formed on the partially completed structure and, particularly, on the first top surface of the semiconductor fin and over the second top surface of each trench isolation region. Bump openings can be formed in the hard mask layer such that each bump opening is aligned above a trench isolation region and such that the second top surface of the trench isolation region is exposed at the bottom of each bump opening. Isolation bumps can then be formed on the trench isolation regions in the bump openings, respectively. Each isolation bump having a third top surface and third opposing sidewalls.
- After the isolation bumps are formed, sidewall spacers can be formed on the third opposing sidewalls of each of the isolation bumps. The sidewall spacers can be formed, for example, using the material of the hard mask layer. Specifically, a dry etch process can be performed in order to remove portions of the hard mask layer from horizontal surfaces and to leave intact portions of the hard mask layer on vertical surfaces, thereby forming the sidewall spacers. It should be noted that the hard mask layer can be made of a different material than the isolation bumps and can specifically be formed so that the resulting sidewall spacers completely cover the third opposing sidewalls of the isolation bumps. Furthermore, a combination of the width of each isolation bump and the width of each sidewall spacer thereon should be such that at least outer portions of the sidewall spacers are above and immediately adjacent to the first top surface of the semiconductor fin.
- After the sidewall spacers are formed on the isolation bumps, an etch process can be performed to expose the first opposing sidewalls of the semiconductor fin and to recess the third top surface of each of the isolation bumps. During this etch process, the sidewall spacers prevent lateral etching of the isolation bumps in order to control the final shapes of the isolation bumps.
- Each of the method embodiments can further include additional process steps that use the active device region(s) of the semiconductor fin to form FINFET(s). Specifically, to form FINFET(s), gate structures can be formed on each isolation bump and on each active device region adjacent to a channel region. Additional sidewall spacers can be formed on the gate structures.
- After the gate structures and additional sidewall spacers are formed, source/drain recesses can be formed in each active device region such that a channel region is positioned laterally between a pair of source/drain recesses. During the etch process to form the source/drain recesses, the sidewall spacers on each isolation bump protect the areas of the semiconductor fin adjacent to the second opposing sidewalls of each trench isolation region. Thus, the source/drain recesses will be physically separated from the trench isolation region(s) and, within each source/drain recess, semiconductor surfaces will be exposed at a first side of the source/drain recess adjacent to a channel region, at a second side of the source/drain recess adjacent to a trench isolation region and at a bottom of the source/drain recess. A semiconductor layer can then be epitaxially deposited onto the semiconductor surfaces within each source/drain recess, thereby forming source/drain regions each having a fourth top surface. Since the opposing sides and bottoms of the source/drain recesses include semiconductor surfaces, the angle of the fourth top surface of each source/drain region relative to the first top surface of the semiconductor fin will be minimized and the risk that subsequently formed source/drain contacts will not reach the source/drain regions will also be minimized (i.e., the risk of unlanded source/drain contacts will also be minimized).
- Also disclosed herein is a semiconductor structure formed according to the above-described method so as to have one or more fin-type field effect transistors (FINFETs) and one or more single-diffusion break (SDB) type isolation region(s) that provide isolation for the FINFET(s).
- Specifically, the semiconductor structure can include a semiconductor fin. The semiconductor fin can have a first top surface and first opposing sidewalls and can include an active device region.
- The semiconductor structure can further include at least one trench isolation region (e.g., an SDB type isolation region) in the semiconductor fin positioned laterally adjacent to the active device region. For example, each active device region can be positioned laterally between a pair of adjacent trench isolation regions. Each trench isolation region can have a second top surface and second opposing sidewalls.
- The semiconductor structure can further include isolation bump(s) on the second top surface of the trench isolation region(s), respectively. The isolation bump(s) can each have a third top surface and third opposing sidewalls. Sidewall spacers can be on the third opposing sidewalls of each isolation bump. The sidewall spacer(s) can be made of a different material than the isolation bump(s) and at least an outer portion of each sidewall spacer can be above and immediately adjacent to the first top surface of the semiconductor fin.
- The semiconductor structure can further include at least one transistor and, particularly, a FINFET. Each FINFET can include a channel region within an active device region and positioned laterally between source/drain regions. The source/drain regions can include source/drain recesses, which are within the semiconductor fin, which are filled with a semiconductor layer, and which have a fourth top surface. At least one of the source/drain regions can be positioned laterally between the channel region and a trench isolation region so as to have a first side adjacent to the channel region and a second side opposite the first side, but physically separated from the trench isolation region.
- As mentioned above, during processing, the sidewall spacers on the isolation bump(s) protect the area of the semiconductor fin immediately adjacent the trench isolation region(s) to ensure that semiconductor surfaces are exposed on the opposing sides and bottoms of the source/drain recesses. Since the opposing sides and bottoms of the source/drain recesses include semiconductor surfaces onto which the semiconductor layer for the source/drain regions is epitaxially deposited, the angle of the fourth top surface of each source/drain region relative to the first top surface of the semiconductor fin will be minimized and the risk that the source/drain contacts will not reach the source/drain regions will be reduced (i.e., the risk of unlanded source/drain contacts will also be reduced).
- The present invention will be better understood from the following detailed description with reference to the drawings, which are not necessarily drawn to scale and in which:
-
FIG. 1A is a cross-section diagram illustrating formation of source/drain regions adjacent to single-diffusion breaks (SDBs) using conventional fin-type field effect transistor (FINFET) processing techniques; -
FIG. 1B is a cross-section diagram illustrating possible defects in contacts formed on the source/drain regions ofFIG. 1A ; -
FIG. 2A is a cross-section diagram illustrating formation of source/drain regions adjacent to single-diffusion breaks (SDBs) using alternative FINFET processing techniques; -
FIG. 2B is a cross-section diagram illustrating possible defects in contacts formed on the source/drain regions ofFIG. 2A ; -
FIG. 3 is a flow diagram illustrating a method of forming a semiconductor structure, which includes one or more fin-type field effect transistors (FINFETs) and one or more single-diffusion break (SDB) type isolation region(s); -
FIGS. 4A-4B are different cross-section diagrams of a partially completed structure formed according to the method ofFIG. 3 ; -
FIGS. 5A-5C are different cross-section diagrams of a partially completed structure formed according to the method ofFIG. 3 ; -
FIGS. 6A-6C are different cross-section diagrams of a partially completed structure formed according to the method ofFIG. 3 ; -
FIGS. 7A-7C are different cross-section diagrams of a partially completed structure formed according to the method ofFIG. 3 ; -
FIGS. 8A-8C are different cross-section diagrams of a partially completed structure formed according to the method ofFIG. 3 ; -
FIGS. 9A-9C are different cross-section diagrams of a partially completed structure formed according to the method ofFIG. 3 ; -
FIGS. 10A-10C are different cross-section diagrams of a partially completed structure formed according to the method ofFIG. 3 ; -
FIG. 11 is a cross-section diagram of a partially completed structure formed according to the method ofFIG. 3 ; -
FIGS. 12A-12C are different cross-section diagrams of a partially completed structure formed according to the method ofFIG. 3 ; -
FIGS. 13A-13C are different cross-section diagrams of a partially completed structure formed according to the method ofFIG. 3 ; -
FIGS. 14-20 are cross-section diagrams illustrating partially completed structures, respectively, formed according to the method ofFIG. 3 ; and -
FIGS. 21A-21C are different cross-section diagrams of a partially completed structure formed according to the method ofFIG. 3 . - As mentioned above, as fin-type field effect transistor (FINFET) size continues to decrease and FINFET density continues to increase, it can be difficult to form FINFETs without compromising robustness.
- For example, referring to
FIGS. 1A-1B , in conventional single-diffusion break (SDB) FINFET processing, a relativelylong semiconductor fin 10 is formed on a substrate. Thereafter, portions of the semiconductor fin are removed or cut (e.g., using conventional lithographic patterning and etch processes) to create trenches within thesemiconductor fin 10. The trenches are then filled with isolation material to form trench isolation regions 15 (referred to as single-diffusion breaks (SDBs)). Thetrench isolation regions 15 define one or more active device region(s) 11 within thesemiconductor fin 10. Additional processes are then performed in order to form FINFET(s) using the active device region(s) 11. Oftentimes, these additional processes include forming epitaxial source/drain regions 13. That is, source/drain recesses are formed within eachactive device region 11 on opposing sides of achannel region 12. Subsequently, epitaxial semiconductor material for the epitaxial source/drain regions 13 is grown within each of the source/drain recesses. However, if a source/drain recess is formed immediately adjacent to anadjacent isolation region 15, the exposed surfaces on which the epitaxial semiconductor material is grown within that source/drain recess will include both semiconductor surfaces of thesemiconductor fin 10 and an isolation surface of theadjacent isolation region 15. In this case, afacet corner 14 at one end of thetop surface 16 of the epitaxial source/drain region 13 will be located deep within the recess (e.g., adjacent the bottom of the recess) near theisolation region 15 and, thus, thetop surface 16 of the epitaxial source/drain region 13 will be significantly angled relative to thetop surface 17 of thesemiconductor fin 10. Unfortunately, when the angle 5 of thetop surface 16 of an epitaxial source/drain region 13 is relatively large, landing of a subsequently formed source/drain contact 18 on that top surface can be difficult and can lead to a void 19 between thecontact 18 and source/drain region 13 and can, thereby, lead to a defective device (seeFIG. 1B ). - Referring to
FIGS. 2A-2B in order to minimize the risk of unlanded source/drain contacts (as described above), silicon dioxide bumps 20 can be formed above theisolation regions 15. These silicon dioxide bumps 20 can be wider than theisolation regions 15 such that the outer edges of eachsilicon dioxide bump 20 will extend laterally beyond the sidewalls of the isolation region below. Thus, when the source/drain recesses are etched, the semiconductor material adjacent to the sidewalls of theisolation regions 15 is protected. Consequently, the exposed surfaces on which the epitaxial semiconductor material is grown within each source/drain recess will include semiconductor surfaces on the opposing sides and the bottom of that recess. In this case, thefacet corner 14 at the end of thetop surface 16 of the epitaxial source/drain region 13 near theisolation region 15 will be located closer to the top of the recess and, thus, thetop surface 16 of the epitaxial source/drain region 13 will be less angled relative to thetop surface 17 of thesemiconductor fin 10, thereby minimizing the occurrence of a void 19 between the source/drain contact and the source/drain region 13 below (i.e., thereby minimizing the risk of an unlanded contact) (seeFIG. 2B ). Unfortunately, the presence of silicon dioxide bumps 20 reduces the size of each contact area at the top surface of each source/drain region and, thereby increases the risk of defects due to overlay errors. Furthermore, although processing techniques have been developed that expose the sidewalls of the semiconductor fin prior to gate structure formation and that essentially simultaneously reduce the size of the silicon dioxide bumps 20 and, thereby increase the size of the contact area, these processing techniques provide little control over the final shape of the silicon dioxide bumps. Specifically, these processing techniques use a combination of both vertical and lateral etching, which can lead to silicon dioxide bumps that have significantly curved sidewalls and smaller gate landing areas. The curved sidewalls and smaller gate landing areas can result in all various conditions that can impact device robustness including, for example, functioning gates that land on portions of the silicon dioxide bumps, non-functioning gates that land on the silicon dioxide bumps and adjacent source/drain regions, and excessively large divots in the top surface of the semiconductor fin. - In view of the foregoing, disclosed herein is a method of forming a semiconductor structure that includes one or more fin-type field effect transistors (FINFETs) and one or more single-diffusion break (SDB) type isolation region(s) that provide isolation for the FINFET(s). In the method, trench isolation region(s) (e.g., SDBs) can be formed within a semiconductor fin; an isolation bump (e.g., a silicon dioxide bump) can be formed above each trench isolation region; and sidewall spacers can be formed on each isolation bump. During a subsequent etch process to reduce the height of the isolation bump(s) and to remove isolation material from the sidewalls of the semiconductor fin, the sidewall spacers prevent any lateral etching of the isolation bump(s), thereby providing control over the final shape of the isolation bump(s). Furthermore, during a subsequent etch process to form source/drain recesses in the semiconductor fin, the sidewalls spacers protect the semiconductor material adjacent to each trench isolation region. Consequently, each source/drain recess will have opposing sides and a bottom that include semiconductor surfaces and the angle of the top surfaces of epitaxial source/drain regions, which are subsequently formed within the source/drain recesses, relative to the top surface of the semiconductor fin will be minimized. Thus, the risk that subsequently formed source/drain contacts will not reach the source/drain regions will be reduced (i.e., the risk of unlanded source/drain contacts will also be reduced). Also disclosed herein is a semiconductor structure formed according to the method.
- More particularly, referring to the flow diagram of
FIG. 3 , disclosed herein is a method of forming a semiconductor structure, which includes one or more fin-type field effect transistors (FINFETs) and one or more single-diffusion break (SDB) type isolation region(s) that define the active device region(s) for the FINFET(s) and that provide isolation for the FINFET(s). - The method can include providing a semiconductor wafer. The semiconductor wafer can be a bulk semiconductor wafer. Alternatively, the semiconductor wafer can be, for example, a semiconductor-on-insulator wafer (e.g., a silicon-on-insulator (SOI) wafer or any other suitable semiconductor-on-insulator wafer) (not shown). Such a semiconductor-on-insulator wafer can include a substrate (e.g., a silicon substrate or any other suitable substrate including, but not limited to, a silica glass substrate or a silicon carbide (SiC) substrate), an insulator layer (e.g., a buried oxide (BOX) layer or other suitable insulator layer) on the substrate and a semiconductor layer on the insulator layer. In any case, the bulk semiconductor wafer or, if applicable, the semiconductor layer of the semiconductor-on-insulator wafer) can be made of a first semiconductor material (e.g., silicon or some other suitable monocrsytalline semiconductor material).
- The method can further include forming at least one
semiconductor fin 410 on the semiconductor wafer (seeFIGS. 4A-4B ). For purposes of this disclosure a semiconductor fin refers to a relatively tall and thin, elongated, semiconductor body that is essentially rectangular in shape. Thesemiconductor fin 410 can be formed the upper portion of thebulk semiconductor wafer 402, as illustrated, (or from the semiconductor layer of a semiconductor-on-insulator wafer) using, for example, conventional lithographic patterning techniques or sidewall image transfer (SIT) techniques. Thus, thesemiconductor fin 410 will be made of the first semiconductor material (e.g., silicon or some other suitable monocrsytalline semiconductor material). In any case, thesemiconductor fin 410 can have a firsttop surface 481, first opposingsidewalls 482 and aheight 499. It should be noted that thesemiconductor fin 410 could be doped, either before or after formation, so that channel region(s), which will be located within thesemiconductor fin 410, have an appropriate type conductivity at a relatively low conductivity level. For example, for a P-type FINFET, thesemiconductor fin 410 can have an N− conductivity; whereas, for an N-type FINFET, thesemiconductor fin 410 can have a P− conductivity. Alternatively, thesemiconductor fin 410 can be undoped. For purposes of illustration, asingle semiconductor fin 410 is illustrated. However, it should be illustrated that the semiconductor structure could be formed so as to have multiple essentially parallel semiconductor fins. - A
first isolation layer 441 can be deposited over the partially completed structure and a polishing process (e.g., a chemical mechanical polishing (CMP) process) can be performed in order to expose the firsttop surface 481 of the semiconductor fin 410 (seeFIG. 4B ). - Thus, the
first isolation layer 441 will be formed adjacent to the first opposingsidewalls 482 of the semiconductor fin 410 (and, if applicable, will fill the spaces between adjacent semiconductor fins). Thefirst isolation layer 441 can be, for example, a layer of silicon dioxide. Alternatively, thefirst isolation layer 441 can include one or more layers of any suitable isolation material (e.g., silicon dioxide, silicon oxycarbide, etc.). - One or
more trenches 450 can subsequently be formed in the semiconductor fin 410 (seeFIGS. 5A-5C ). Specifically, conventional lithographic patterning and selective etch techniques can be performed to form one ormore trenches 450. For example, asingle trench 450 can be formed in thesemiconductor fin 410 so as to be positioned laterally adjacent to at least oneactive device region 411 for a fin-type field effect transistor (FINFET). Alternatively, one or more pairs ofadjacent trenches 450 can formed in thesemiconductor fin 410 to define the boundaries ofactive device regions 411 for corresponding FINFETs (as illustrated). In any case, eachtrench 450 can have afirst depth 498, as measured from the firsttop surface 481 of thesemiconductor fin 410, and afirst width 497, as measured at the firsttop surface 481 of thesemiconductor fin 410 in a direction perpendicular to the width of the semiconductor fin 410 (seeFIG. 5A ). Thefirst depth 498 can be equal to or less than theheight 499 of thesemiconductor fin 410. Additionally, eachtrench 450 can cut across the full width of thesemiconductor fin 410 to thefirst isolation layer 441 on the first opposingsidewalls 482 of the semiconductor fin 410 (seeFIG. 5C ). - One or more
trench isolation regions 415 can then be formed in the trenches 450 (310, seeFIGS. 6A-6C ). Specifically, asecond isolation layer 442 can be deposited so as to fill the trench(es) 450. Thesecond isolation layer 442 can be, for example, a layer of silicon dioxide. Alternatively, thesecond isolation layer 442 can include one or more layers of any suitable isolation material (e.g., silicon dioxide, silicon oxycarbide, etc.). Thesecond isolation layer 442 can be made of the same isolation material(s) as thefirst isolation layer 441. Alternatively, thesecond isolation layer 442 can be made of different isolation material(s) than thefirst isolation layer 441. - Alternatively, instead of performing discrete patterning and etch processes to form the
semiconductor fin 410 and trench(es) 450, as described above an illustrated inFIGS. 4A-4B and 5A-5C , mask patterns for both thesemiconductor fin 410 and trench(es) 450 can be formed and the upper portion of the bulk semiconductor wafer 402 (or the semiconductor layer of a semiconductor-on-insulator wafer) can be etched in a process that essentially simultaneously forms asemiconductor fin 410 and one or more trench(es) 450 in the semiconductor fin and extending across the full width of the semiconductor fin 410 (seeFIGS. 7A-7C ). In this case, atprocess 310, thefirst isolation layer 441 is deposited so that it is positioned laterally adjacent to and covers the first opposingsidewalls 482 of the semiconductor fin 410 (and, if applicable, will fill the spaces between adjacent semiconductor fins) and further so that it fills the one ormore trenches 450, thereby forming one or moretrench isolation regions 415. As mentioned above, thefirst isolation layer 441 can include one or more layers of any suitable isolation material (e.g., silicon dioxide, silicon oxycarbide, etc.). - Next, a polishing process (e.g., a CMP process) can be performed to expose the first
top surface 481 of thesemiconductor fin 410 and complete the trench isolation region(s) 415. Thus, eachtrench isolation region 415 will have a secondtop surface 483, which is approximately level with the firsttop surface 481 of thesemiconductor fin 410, and will further have second opposingsidewalls 484 within thesemiconductor fin 410. - For purposes of illustration, the remaining process steps are described below and illustrated in the Figures with respect to the partially completed structure shown in
FIGS. 8A-8C . - Subsequently, a hard mask layer can be formed over the partially completed structure and, particularly, on the
first isolation layer 441 located on the first opposing sidewalls of the semiconductor fin and further extending laterally over the firsttop surface 481 of thesemiconductor fin 410 and over the secondtop surface 483 of each trench isolation region 415 (312). The hard mask layer can be, for example, a silicon nitride hard mask layer. Alternatively, the hard mask layer can be made of any other suitable hard mask material that is different from the materials used for both thefirst isolation layer 441 and a subsequently depositedadditional isolation layer 443, discussed in greater detail atprocess 318 below. - Next, one or
more bump openings 451 can be formed in the hard mask layer above the one or moretrench isolation regions 415, respectively (314, seeFIGS. 9A-9C ). Specifically, lithographic patterning and etch processes can be performed in order to form bump opening(s) 451. Each bump opening 451 can extend essentially vertically through the hard mask layer to atrench isolation region 415 below such that, within each bump opening 451, the secondtop surface 483 of atrench isolation region 415 is exposed at the bottom of the bump opening 451 (seeFIGS. 9A and 9C ). Thebump opening 451 andtrench isolation region 415 below can be approximately vertically aligned and can have approximately equal widths, as illustrated. Alternatively, the width of thebump opening 451 can be slightly greater or slightly less than that of thetrench isolation region 415 below. Additionally, each bump opening 451 can be adjacent to at least one mask region 430 (i.e., a remaining portion of the mask layer), which is aligned above anactive device region 411 within thesemiconductor fin 410 and which extends laterally beyond the first opposingsidewalls 482 of thesemiconductor fin 410 onto the adjacent first isolation layer 441 (seeFIGS. 9A and 9B ). It should be noted that the etch used to form the bump opening(s) 451 can stop on the secondtop surface 483 of thetrench isolation region 415, which is essentially co-planar with the firsttop surface 481 of the semiconductor fin 410 (as illustrated). Alternatively, the secondtop surface 483 can be etched back slightly. - An
additional isolation layer 443 can then be deposited so as to fill the one ormore bump openings 451, thereby forming one or more isolation bumps 425 on the one or moretrench isolation regions 415, respectively (316, seeFIGS. 10A-10C ). Theadditional isolation layer 443 can be, for example, a layer of silicon dioxide such that the isolation bump(s) are silicon dioxide bump(s). Alternatively, theadditional isolation layer 443 can include one or more layers of any suitable isolation material (e.g., silicon dioxide, silicon oxycarbide, etc.). In any case, theadditional isolation layer 443 can be made of either the same isolation material as thefirst isolation layer 441 or, alternatively, can be made of a different isolation material. It should be noted that, if the isolation material of theadditional isolation layer 443 is different than that of thefirst isolation layer 441, then it must be preselected to have specific etch properties (see detailed discussion about below at process 320). Next, a polishing process (e.g., a CMP process) can be performed to remove theadditional isolation layer 443 from above the top of themask regions 430 such that eachisolation bump 425 has a thirdtop surface 485, which is approximately level with the top of themask regions 430, and third opposingsidewalls 486. - After the isolation bump(s) 425 are formed above the trench isolation region(s) 415, respectively,
sidewall spacers 426 can be formed on the third opposingsidewalls 486 of each isolation bump 425 (318, seeFIG. 11 ). The sidewall spacers 426 can be formed, for example, using the hard mask layer as the spacer layer. Specifically, a dry etch process can be performed in order to remove portions of the hard mask layer (i.e., portions of the mask regions 430) from horizontal surfaces of the isolation bump(s) 425 and thesemiconductor fin 410 such that the only remaining portions of the hard mask layer (i.e., the only remaining portions of the mask regions 430) are positioned laterally adjacent to vertical surfaces of the isolation bump(s), thereby forming thesidewall spacers 426. Alternatively, thesidewall spacers 426 can be made by completely removing (i.e., stripping) the remaining portions of the hard mask layer and, particularly, the mask regions 430 (e.g., using a selective wet etch process). Then, conventional sidewall spacer formation techniques can be used. That is, a conformal dielectric spacer layer can be deposited over the partially completed structure and an anisotropic etch process can be performed in order to remove portions of the conformal dielectric spacer layer from horizontal surfaces of the isolation bump(s) 425 and thesemiconductor fin 410 such that the only remaining portions of the conformal spacer layer are positioned laterally adjacent to vertical surfaces of the isolation bump(s), thereby forming thesidewall spacers 426. - Regardless of whether the hard mask layer or a conformal dielectric spacer layer is used to form the
sidewall spacers 426 atprocess 318, the material of thesidewall spacers 426 should be a dielectric material that is different from the isolation material used for at least thefirst isolation layer 441 and theadditional isolation layer 443. Furthermore, a combination of thewidth 496 of a givenisolation bump 425 and thewidths 495 of thesidewall spacer 426 thereon should be such that at least outer portions of thesidewall spacers 426 are above and immediately adjacent to the firsttop surface 481 of the semiconductor fin 410 (i.e., such that at least outer portions of thesidewall spacers 426 extend laterally some predetermined distance beyond the second opposingsidewalls 484 of thetrench isolation region 415 below). - Subsequently, an etch process can be performed to expose the first opposing
sidewalls 482 of thesemiconductor fin 410 and to essentially simultaneously recess the thirdtop surface 485 of each isolation bump 425 (320, seeFIGS. 12A-12C ). Specifically, the etch process can be performed in order to selectively etch the isolation material of thefirst isolation layer 441 and the isolation bump(s) 425 over the semiconductor material of thesemiconductor fin 410 and further over the dielectric material of thesidewall spacers 426, thereby exposing the first opposingsidewalls 482 of thesemiconductor fin 410 at eachactive device region 411 and also recessing the thirdtop surface 485 of eachisolation bump 425. One or more etch techniques can be used atprocess 320 alone and/or in combination. For example, if thefirst isolation layer 441 and theadditional isolation layer 443 are made of silicon dioxide, a radial line slot antenna (RLSA) plasma etch technique can be performed, followed a chemical oxide removal (COR) technique and/or a Siconi™ dry chemical etch technique. In any case, thesidewall spacers 426, which are made of a different material than thefirst isolation layer 441 andadditional isolation layer 443, are not etched duringprocess 320 such that the height of eachisolation bump 425 will be less than that of theadjacent sidewall spacers 426. Furthermore, thesesidewall spacers 426 prevent lateral etching of the isolation bump(s) 425 (i.e., prevent etching back of the third opposing sidewalls 486). By preventing etching of thesidewall spacers 426 and lateral etching of the isolation bump(s) 425, the method controls the final shape of eachisolation bump 425 and further controls the predetermined distance by which the outer edge of asidewall spacer 426 extends laterally beyond a second opposingsidewall 484 of atrench isolation region 415 below and onto the firsttop surface 481 of thesemiconductor fin 410. - Each active device region(s) 411 can then be used to form a corresponding FINFET (322).
- To form the FINFET(s) at
process 322, gate structures can be formed on the partially completed structure (324, seeFIGS. 13A-13C ). The gate structures formed atprocess 324 can include agate structure 460 on the firsttop surface 481 and on the first opposingsidewalls 482 of thesemiconductor fin 410 at each channel region 412 (e.g., essentially centered between a pair of adjacent trench isolation regions 415) and agate structure 460′ on the thirdtop surface 485 of eachisolation bump 425. - The
gate structures 460/460′ formed atprocess 324 can be sacrificial gate structures, which are to be used as placeholders for subsequent replacement metal gate (RMG) processing (discussed in greater detail below at process 334). To form sacrificial gate structures, a sacrificial gate stack can be formed on the partially completed structure. In one exemplary embodiment the sacrificial gate stack can include: a thin sacrificial oxide layer; a sacrificial polysilicon layer, a sacrificial amorphous silicon layer or a sacrificial layer of some other suitable sacrificial material on the sacrificial oxide layer; and a sacrificial gate cap layer, such as a sacrificial silicon nitride gate cap layer. Lithographic patterning and etch processes can then be performed in order to form, from this sacrificial gate stack,sacrificial gates 461, each having a sacrificial gate cap 463 (as illustrated). - Alternatively, the
gate structures 460/460′ formed atprocess 324 can be conventional gate-first gate structures. To form gate-first gate structures, a gate-first gate stack can be formed on the partially completed structure. In one exemplary embodiment, the gate-first gate stack can include: a gate dielectric layer, such as a silicon dioxide gate dielectric layer; a gate conductor layer, such as a polysilicon gate conductor layer, on the gate dielectric layer; and a gate cap layer, such as a silicon nitride gate cap layer, on the gate conductor layer. Lithographic patterning and etch processes can then be performed in order to form, from this gate stack, gate-first gates, each having a gate cap. - In any case,
additional sidewall spacers 464 and, particularly, gate sidewall spacers can be formed on the sidewalls of thegate structures 460/460′ (326, seeFIG. 14 ). To form theadditional sidewall spacers 464, a relatively thin conformal dielectric spacer layer (e.g., a relatively thin conformal silicon nitride spacer layer) can be deposited over the partially completed structure. An anisotropic etch process can then be performed so as to remove the conformal dielectric spacer layer from horizontal surfaces, thereby forming theadditional sidewall spacers 464 on the essentially vertical surfaces of thegate structures 460/460′. If thesidewall spacers 426 on eachisolation bump 425 and theadditional sidewall spacers 464 on thegate structures 460/460′ are made of the same dielectric material (e.g., silicon nitride), then, as the dielectric spacer layer for theadditional sidewall spacers 464 is etched, the height of thesidewall spacers 426 will also be reduced (as illustrated). - Source/drain recesses 480 for the FINFET(s) can then be formed in the active device region(s) 411 of the
semiconductor fin 410 on opposing sides of the gate structures 460 (328, seeFIG. 15 ). To form the source/drain recesses 480, a selective anisotropic etch process can be used to selectively etch the exposed material of thesemiconductor fin 410 over the material of thesidewall spacers sidewall spacers 426 extend laterally beyond the second opposingsidewalls 484 of thetrench isolation region 415 and onto the firsttop surface 481 of thesemiconductor fin 410, thesidewall spacers 426 protect the areas of thesemiconductor fin 410 adjacent to the second opposingsidewalls 484 of eachtrench isolation region 415. Thus, each source/drain recess 480 will have afirst side 488 adjacent to achannel region 412, asecond side 489 opposite thefirst side 488 adjacent to, but physically separated from, atrench isolation region 415 and a bottom 487. Thebottom 487 of each source/drain recess 480 can be at asecond depth 494, which is less than thefirst depth 498 of the trench(es) formed for the trench isolation region(s) 415. - Source/
drain regions 413 can then be formed within the source/drain recesses 480 (330, seeFIG. 16 ). The source/drain regions 413 can be formed, for example, by epitaxially depositing a semiconductor layer in the source/drain recesses 480. The semiconductor layer can be in-situ doped so as to have the appropriate type conductivity at a relatively high conductivity level. For example, for a P-type FINFET, the semiconductor layer can be in-situ doped with a P-type dopant so as to have P+ conductivity; whereas, for an N-type FINFET, the semiconductor layer can be in-situ doped with an N-type dopant so as to have N+ conductivity. The semiconductor layer can be made of the same first semiconductor material as that used for the semiconductor fin 410 (e.g., silicon). Alternatively, the semiconductor layer can be made of a second semiconductor material that is different from the first semiconductor material. The type of second semiconductor material used may be preselected to enhance FINFET performance and may vary depending upon whether the FINFET being formed is a P-type FINFET or an N-type FINFET. For example, for a P-type FINFET, the semiconductor layer can be a silicon germanium (SiGe) layer, which will enhance majority charge carrier mobility within the P-type FINFET's channel region and, thereby enhance performance. For an N-type FINFET, the semiconductor layer can be a silicon carbide (SiC) layer, which will enhance majority charge carrier mobility within the N-type FINFET's channel region and, thereby enhance performance. - In any case, since each source/
drain recess 480 is physically separated from the adjacenttrench isolation region 415, semiconductor surfaces will be exposed, not only at thefirst side 488 adjacent to thechannel region 412 and at the bottom 487, but also at the second side 489 (i.e., adjacent to the trench isolation region 415). Consequently, when a semiconductor layer is epitaxially deposited into a source/drain recess 480 to form a source/drain region 413, the semiconductor layer will grow on the bottom 487 and on both sides 488-489 of that recess. Thus, each source/drain region 413 will have a fourthtop surface 490 and the angle of that fourthtop surface 490 relative to the firsttop surface 481 of thesemiconductor fin 410 will be minimized. For example, the fourthtop surface 490 of each source/drain region 413 can be approximately parallel to and level with or higher than the firsttop surface 481 of thesemiconductor fin 410. - Following formation of the source/
drain regions 413, additional processing can be performed in order to complete the semiconductor structure 400 (332-338). - For example, a blanket interlayer dielectric (ILD)
layer 444 can be deposited over the partially completed structures (332, seeFIG. 17 ). TheILD layer 444 can be, for example, a silicon oxide layer or one or more layers of any suitable ILD material(s) (e.g., silicon dioxide, silicon nitride, borophosphosilicate glass (BPSG), tetraethyl orthosilicate (TEOS), fluorinated tetraethyl orthosilicate (FTEOS), etc.). - Additionally, if the
gate structures 460/460′ formed atprocess 324 were sacrificial gate structures, as opposed to gate-first gate structures, a polishing process (e.g., a CMP process) can be performed to expose the tops of the sacrificial gates 461 (i.e., to remove the sacrificial gate caps 463) from each of thegate structures 460/460′. Then, thesacrificial gates 461 can be selectively removed to creategate openings 465/465′ (seeFIG. 16 ) and thegate openings 465/465′ can be filled with replacement metal gates (RMGs) 470/470′ (334, seeFIG. 18 ). - In one exemplary embodiment, replacement of the sacrificial gates with RMGs can be performed as follows. The sacrificial material of the
sacrificial gates 461 can be selectively etched over the semiconductor material of thesemiconductor fin 410 as well as over the adjacent dielectric materials of theadditional sidewall spacers 464 and theILD layer 444, thereby creatinggate openings ILD layer 444 above eachchannel region 412 and eachisolation bump 425. It should be noted that, since eachsacrificial gate structure 460 was formed adjacent to the firsttop surface 481 and first opposingsidewalls 482 of thesemiconductor fin 410 at achannel region 412, the corresponding gate opening 465 will expose the firsttop surface 481 and first opposingsidewalls 482 of thesemiconductor fin 410 at achannel region 412. In any case, each gate opening 465/465′ will have sidewalls lined with anadditional sidewall spacer 464. Replacement metal gates (RMGs) can then be formed in the gate openings. The RMGs can include functional RMG(s) 470 for the FINFET(s) 401 in the gate opening(s) 465 adjacent to the firsttop surface 481 and first opposingsidewalls 482 thesemiconductor fin 410 at the channel region(s) 412 andnon-functional RMGs 470′ above the isolation bump(s) 425 (seeFIG. 19 ). Exemplary techniques for forming RMGs include conformally depositing agate dielectric layer 471 so as to line thegate openings 465/465′ and, then, depositing a stack of gate conductor layers 472 on thegate dielectric layer 471 in order to fill the gate openings. The stack of gate conductor layers 472 can include, for example, at least one conformal work function metal layer and a conductive fill material layer on the conformal work function metal layer(s). - In RMGs, the conformal
gate dielectric layer 471 can be a silicon dioxide gate dielectric layer. Alternatively and preferably, the conformalgate dielectric layer 471 can be a high-K gate dielectric layer. The high-K gate dielectric layer can be, for example, a dielectric material with a dielectric constant that is greater than the dielectric constant of silicon dioxide (i.e., greater than 3.9). Exemplary high-K dielectric materials include, but are not limited to, hafnium (Hf)-based dielectrics (e.g., hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, hafnium aluminum oxide, etc.) or other suitable high-k dielectrics (e.g., aluminum oxide, tantalum oxide, zirconium oxide, etc.). The conformal work function metal can include a metal material or metal alloy material that is preselected in order to achieve the optimal gate conductor work function given the conductivity type of the FET. For example, the optimal gate conductor work function of an NFET will be, for example, between 3.9 eV and about 4.2 eV. Exemplary metals (and metal alloys) having a work function within this range include, but are not limited to, hafnium, zirconium, titanium, tantalum, aluminum, and alloys thereof, such as, hafnium carbide, zirconium carbide, titanium carbide, tantalum carbide, and aluminum carbide. The optimal gate conductor work function for a PFET will be, for example, between about 4.9 eV and about 5.2 eV. Exemplary metals (and metal alloys) having a work function within this range include, but are not limited to, ruthenium, palladium, platinum, cobalt, and nickel, as well as metal oxides (aluminum carbon oxide, aluminum titanium carbon oxide, etc.) and metal nitrides (e.g., titanium nitride, titanium silicon nitride, tantalum silicon nitride, titanium aluminum nitride, tantalum aluminum nitride, etc.). The conductive fill material layer can be a blanket layer of a metal or a metal alloy, such as tungsten, a tungsten alloy (e.g., tungsten silicide or titanium tungsten), cobalt, aluminum or any other suitable metal or metal alloy. In any case, after the RMG materials are deposited so as to fill thegate openings 465/465′, a polishing process (e.g., a CMP process) can be performed in order to remove the RMG materials from above the top surface of theILD layer 444. Then, the RMG materials within the gate openings can be etched back (i.e., recessed). After the RMG materials are etched back, a dielectric cap layer (e.g., a silicon nitride cap layer) can be deposited and polished (e.g., by CMP) in order to formdielectric caps 473 for theRMGs 470/470′. It should be understood that the techniques described above for forming the RMGs are offered for illustration purposes only and are not intended to be limiting. Alternatively, any other suitable technique for forming RMG could be used. - Next, lithographic patterning and etch processes can be performed in order to form
contact openings 478 that extend essentially vertically through theILD layer 444 to the fourthtop surfaces 490 of the source/drain regions 413 (336, seeFIG. 20 ). Then, source/drain contacts 418 (also referred to in the art as metal plugs) can be formed in the contact openings 478 (338, seeFIGS. 21A-21C ). These source/drain contacts 418 can be formed, for example, by optionally depositing one or more conformal layers such as a conformal adhesive layer (e.g., a titanium adhesive layer or other suitable adhesive layer) and/or a conformal barrier layer (e.g., titanium nitride barrier layer or other suitable barrier layer) to line the contact openings and, then, depositing a conductor and, particularly, a metal or metal alloy (e.g., a tungsten, cobalt, aluminum or any other suitable metal plug material) to fill the remaining spaces within the contact openings. In any case, since the angle of the fourthtop surface 490 of each source/drain region 413 relative to the firsttop surface 481 of thesemiconductor fin 410 is minimized (as discussed above at process 330), the risk that acontact opening 478 will not reach a source/drain region 413 atprocess 336 is reduced. Thus, the risk of any unlanded contacts is reduced. That is, the risk that a defect and, particularly, a void will be present between any given source/drain contact 418 formed atprocess 338 and the source/drain region 413 below is reduced. - Referring to
FIGS. 21A-21C , also disclosed herein are embodiments of asemiconductor structure 400, which includes one or more fin-type field effect transistors (FINFETs) 401 and one or more single-diffusion break (SDB) type isolation regions that provide isolation for the FINFET(s). - The
semiconductor structure 400 can include asemiconductor fin 410 on a semiconductor substrate. For example, thesemiconductor fin 410 can be formed from an upper portion of abulk semiconductor wafer 402, as illustrated. Alternatively, thesemiconductor fin 410 can be formed from a semiconductor layer of a semiconductor-on-insulator wafer (e.g., a silicon-on-insulator (SOI) wafer or any other suitable semiconductor-on-insulator wafer). In any case, the semiconductor fin can be made of a first semiconductor material (e.g., silicon or some other suitable monocrsytalline semiconductor material). For purposes of this disclosure a semiconductor fin refers to a relatively tall and thin, elongated, semiconductor body that is essentially rectangular in shape. In any case, thesemiconductor fin 410 can have a firsttop surface 481 and first opposingsidewalls 482. - The
semiconductor structure 400 can further include afirst isolation layer 441 adjacent to the first opposingsidewalls 482 of thesemiconductor fin 410. Thefirst isolation layer 441 can be, for example, a layer of silicon dioxide. Alternatively, thefirst isolation layer 441 can include one or more layers of any suitable isolation material (e.g., silicon dioxide, silicon oxycarbide, etc.). - The
semiconductor structure 400 can further include, within thesemiconductor fin 410, one or moreactive device regions 411 for one or more fin-type field effect transistors (FINFETs), respectively, and at least one trench isolation region 415 (e.g., an SDB type isolation region) positioned laterally adjacent to eachactive device region 411. For example, eachactive device region 411 can be positioned laterally between a pair of adjacenttrench isolation regions 415. Eachtrench isolation region 415 can include atrench 450 that extends essentially vertically into thesemiconductor fin 410 to afirst depth 498, that cuts across the full width of thesemiconductor fin 410 and that is filled with the samefirst isolation layer 441 that is adjacent to the first opposingsidewalls 482 of thesemiconductor fin 410. Alternatively, as discussed in detail above with regard to the method, eachtrench 450 can be filled with a second isolation layer 442). In any case, thefirst depth 498 of eachtrench 450 can be equal to or less than theheight 499 of thesemiconductor fin 410 and eachtrench isolation region 415 can have a secondtop surface 483 that is approximately level with the firsttop surface 481 of thesemiconductor fin 410 and second opposingsidewalls 484 within thesemiconductor fin 410. It should be noted that, as illustrated inFIGS. 21B and 21C , the top of thefirst isolation layer 441 is below the level of the firsttop surface 481 of thesemiconductor fin 410 at the active device region(s) 411, but is at the same level as the firsttop surface 481 of thesemiconductor fin 410 at the trench isolation region(s) 415. - The
semiconductor structure 400 can further include anisolation bump 425 on the secondtop surface 483 of eachtrench isolation region 415. Eachisolation bump 425 and thetrench isolation region 415 below can be approximately vertically aligned and can have approximately equal widths as measured in a direction along the length of thesemiconductor fin 410, as illustrated inFIG. 21A . Alternatively, the width of theisolation bump 425 can be slightly greater or slightly less than that of thetrench isolation region 415 below. Eachisolation bump 425 can further extend laterally beyond thetrench isolation region 415 and the first opposing sidewalls of thesemiconductor fin 410 so as to be above and immediately adjacent to thefirst isolation layer 441. Theisolation bump 425 can be made of anadditional isolation layer 443. Theadditional isolation layer 443 can be, for example, a layer of silicon dioxide such that the isolation bump(s) are silicon dioxide bump(s). Alternatively, theadditional isolation layer 443 can include one or more layers of any suitable isolation material (e.g., silicon dioxide, silicon oxycarbide, etc). See detailed discussion of the method above regarding selection of the isolation materials for thefirst isolation layer 441, the optionalsecond isolation layer 442 and theadditional isolation layer 443. In any case, eachisolation bump 425 can have a thirdtop surface 485 and third opposingsidewalls 486. - The
semiconductor structure 400 can further includesidewall spacers 426 on the third opposingsidewalls 486 of eachisolation bump 425. The material of thesidewall spacers 426 can be a dielectric material that is different from the isolation material used for at least thefirst isolation layer 441 and theadditional isolation layer 443. For example, thesidewall spacers 426 can be silicon nitride sidewall spacers. Furthermore, a combination of thewidth 496 of a givenisolation bump 425 and thewidth 495 of eachsidewall spacer 426 thereon should be such that at least outer portions of thesidewall spacers 426 are above and immediately adjacent to the firsttop surface 481 of the semiconductor fin 410 (i.e., such that at least outer portions of thesidewall spacers 426 extend laterally some predetermined distance beyond the second opposingsidewalls 484 of thetrench isolation region 415 below). - The
semiconductor structure 400 can further include at least onetransistor 401 and, particularly, at least one FINFET. EachFINFET 401 can include source/drain regions 413; achannel region 412 positioned laterally between the source/drain regions 413; and a gate structure adjacent to the firsttop surface 481 and first opposingsidewalls 482 of thesemiconductor fin 410 at thechannel region 412. - Specifically, the
channel region 412 can be within a correspondingactive device region 411 in thesemiconductor fin 410. Theactive device region 411 or at least thechannel region 412 therein can have appropriate type conductivity at a relatively low conductivity level. For example, for a P-type FINFET, thechannel region 412 can be doped so as to have an N− conductivity; whereas, for an N-type FINFET, thechannel region 412 can be doped so as to have a P− conductivity. Alternatively, thechannel region 412 can be undoped. - The gate structure can be a replacement metal gate (RMG)
structure 470, as illustrated. Alternatively, the gate structure can be a gate-first gate structure. Gate sidewall spacers 464 (e.g., silicon nitride gate sidewall spacers) can be positioned laterally adjacent to each gate structure. It should be noted that, given the method used to form thesemiconductor structure 400 as described in detail above, thesemiconductor structure 400 will also include a non-functioning gate structure (e.g., anon-functioning RMG 470′) withgate sidewall spacers 464 above each ofisolation bump 425. - The source/
drain regions 413 can be on opposite sides of thegate structure 470. Each source/drain region 413 can include a source/drain recess having afirst side 488, asecond side 489 opposite thefirst side 488 and a bottom 487. Thefirst side 488 can be positioned laterally adjacent to thechannel region 412. Thesecond side 489 can be positioned laterally adjacent to, but physically separated from, atrench isolation region 415. The bottom 487 can be at asecond depth 494, which is above thefirst depth 498 of the trench(es) used for the trench isolation region(s) 415. Each source/drain region 413 can further include a semiconductor layer within the source/drain recess and can have a fourthtop surface 490. - The semiconductor layer can be an epitaxial semiconductor layer that is in-situ doped so as to have the appropriate type conductivity at a relatively high conductivity level. For example, for a P-type FINFET, the additional semiconductor layer can be in-situ doped with a P-type dopant so as to have P+ conductivity; whereas, for an N-type FINFET, the additional semiconductor layer can be in-situ doped with an N-type dopant so as to have N+ conductivity. Additionally, the semiconductor layer can be made of the same first semiconductor material as that used for the semiconductor fin 410 (e.g., silicon). Alternatively, the semiconductor layer can be made of a second semiconductor material that is different from the first semiconductor material. The type of second semiconductor material used may be preselected to enhance FINFET performance and may vary depending upon whether the FINFET being formed is a P-type FINFET or an N-type FINFET. For example, for a P-type FINFET, the additional semiconductor layer can be a silicon germanium (SiGe) layer, which will enhance majority charge carrier mobility within the P-type FINFET's channel region and, thereby enhance performance. For an N-type FINFET, the additional semiconductor layer can be a silicon carbide (SiC) layer, which will enhance majority charge carrier mobility within the N-type FINFET's channel region and, thereby enhance performance.
- As mentioned above, during processing, the
sidewall spacers 426 on the isolation bump(s) 425 protect the area of thesemiconductor fin 410 immediately adjacent the trench isolation region(s) 415 to ensure that semiconductor surfaces are exposed on the opposing sides and bottoms of the source/drain recesses. Since the opposing sides and bottoms of the source/drain recesses include semiconductor surfaces onto which the semiconductor layer is epitaxially deposited to form the source/drain regions 413, the angle of the fourthtop surface 490 of each source/drain region 413 relative to the firsttop surface 481 of thesemiconductor fin 410 will be minimized. Thus, for example, the fourthtop surface 490 of each source/drain region 413 can be approximately parallel to and level with or higher than the firsttop surface 481 of thesemiconductor fin 410. - The
semiconductor structure 400 can further include a blanket interlayer dielectric (ILD)layer 444 on the fourthtop surface 490 of each of the source/drain regions 413 and laterally surrounding thegate structures 470/470′. TheILD layer 444 can be, for example, a silicon oxide layer or one or more layers of any suitable ILD material(s) (e.g., silicon dioxide, silicon nitride, borophosphosilicate glass (BPSG), tetraethyl orthosilicate (TEOS), fluorinated tetraethyl orthosilicate (FTEOS), etc.). - The
semiconductor structure 400 can further include source/drain contacts 418 (also referred to in the art as metal plugs). Specifically, thesemiconductor structure 400 can include contact openings that extend essentially vertically through theILD layer 444 to the fourthtop surfaces 490 of the source/drain regions 413. Source/drain contacts 418 within the contact openings can include one or more conformal layers such as a conformal adhesive layer (e.g., a titanium adhesive layer or other suitable adhesive layer) and/or a conformal barrier layer (e.g., titanium nitride barrier layer or other suitable barrier layer), which line the contact openings. The source/drain contacts 418 can further include a conductor and, particularly, a metal or metal alloy (e.g., a tungsten, cobalt, aluminum or any other suitable metal plug material), which fills the remaining space within the contact openings. Since, as discussed above, the method of forming the semiconductor structure ensures that the angle of the fourthtop surface 490 of each source/drain region 413 relative to the firsttop surface 481 of thesemiconductor fin 410 is reduced, the risk of any unlanded contacts is also reduced. That is, the risk that a defect and, particularly, a void will be present between any given source/drain contact 418 and the source/drain region 413 below is reduced. - In the embodiments of the method and semiconductor structure described above, the FINFET(s) 401 can be N-type FINFET(s) or P-type FINFET(s). As discussed, for an N-type FINFET, the channel region can have P-type conductivity (or can be undoped) and the source/drain regions can have N-type conductivity; whereas, for a P-type FINFET, the channel region can have N-type conductivity (or can be undoped) and the source/drain regions can have P-type conductivity. Those skilled in the art will recognize that different dopants can be used to achieve the different conductivity types and that the dopants may vary depending upon the different semiconductor materials used. For example, a silicon-based semiconductor material having N-type conductivity is typically doped with an N-type dopant (e.g., a Group V dopant, such as arsenic (As), phosphorous (P) or antimony (Sb)), whereas a silicon-based semiconductor material having P-type conductivity is typically doped with a P-type dopant (e.g., a Group III dopant, such as boron (B) or indium (In)). Alternatively, a gallium nitride (GaN)-based semiconductor material having P-type conductivity is typically doped with magnesium (Mg), whereas a gallium nitride (GaN)-based semiconductor material having an N-type conductivity is typically doped with silicon (Si). Those skilled in the art will also recognize that different conductivity levels will depend upon the relative concentration levels of the dopants.
- It should be understood that the terminology used herein is for the purpose of describing the disclosed structures and methods and is not intended to be limiting. For example, as used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. Additionally, as used herein, the terms “comprises” “comprising”, “includes” and/or “including” specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. Furthermore, as used herein, terms such as “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, “upper”, “lower”, “under”, “below”, “underlying”, “over”, “overlying”, “parallel”, “perpendicular”, etc., are intended to describe relative locations as they are oriented and illustrated in the drawings (unless otherwise indicated) and terms such as “touching”, “in direct contact”, “abutting”, “directly adjacent to”, “immediately adjacent to”, etc., are intended to indicate that at least one element physically contacts another element (without other elements separating the described elements). The term “laterally” is used herein to describe the relative locations of elements and, more particularly, to indicate that an element is positioned to the side of another element as opposed to above or below the other element, as those elements are oriented and illustrated in the drawings. For example, an element that is positioned laterally adjacent to another element will be beside the other element, an element that is positioned laterally immediately adjacent to another element will be directly beside the other element, and an element that laterally surrounds another element will be adjacent to and border the outer sidewalls of the other element. The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed.
- The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/873,006 US10121788B1 (en) | 2017-05-08 | 2018-01-17 | Fin-type field effect transistors with single-diffusion breaks and method |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/589,292 US9935104B1 (en) | 2017-05-08 | 2017-05-08 | Fin-type field effect transistors with single-diffusion breaks and method |
US15/873,006 US10121788B1 (en) | 2017-05-08 | 2018-01-17 | Fin-type field effect transistors with single-diffusion breaks and method |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/589,292 Division US9935104B1 (en) | 2017-05-08 | 2017-05-08 | Fin-type field effect transistors with single-diffusion breaks and method |
Publications (2)
Publication Number | Publication Date |
---|---|
US10121788B1 US10121788B1 (en) | 2018-11-06 |
US20180323191A1 true US20180323191A1 (en) | 2018-11-08 |
Family
ID=61711601
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/589,292 Active US9935104B1 (en) | 2017-05-08 | 2017-05-08 | Fin-type field effect transistors with single-diffusion breaks and method |
US15/873,006 Active US10121788B1 (en) | 2017-05-08 | 2018-01-17 | Fin-type field effect transistors with single-diffusion breaks and method |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/589,292 Active US9935104B1 (en) | 2017-05-08 | 2017-05-08 | Fin-type field effect transistors with single-diffusion breaks and method |
Country Status (3)
Country | Link |
---|---|
US (2) | US9935104B1 (en) |
CN (2) | CN108878535B (en) |
TW (1) | TWI668761B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3975234A1 (en) * | 2020-09-25 | 2022-03-30 | INTEL Corporation | Gate and fin trim isolation for advanced integrated circuit structure fabrication |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10290544B2 (en) * | 2017-10-10 | 2019-05-14 | Globalfoundries Inc. | Methods of forming conductive contact structures to semiconductor devices and the resulting structures |
US10373873B1 (en) * | 2018-03-23 | 2019-08-06 | Globalfoundries Inc. | Gate cut in replacement metal gate process |
KR102479996B1 (en) | 2018-05-17 | 2022-12-20 | 삼성전자주식회사 | Semiconductor device |
KR102559270B1 (en) | 2018-07-31 | 2023-07-24 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
US10784342B1 (en) * | 2019-04-16 | 2020-09-22 | Globalfoundries Inc. | Single diffusion breaks formed with liner protection for source and drain regions |
US11171206B2 (en) * | 2019-07-11 | 2021-11-09 | Micron Technology, Inc. | Channel conduction in semiconductor devices |
CN112864016B (en) * | 2019-11-26 | 2023-11-21 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
US11164795B2 (en) * | 2020-03-24 | 2021-11-02 | Globalfoundries U.S. Inc. | Transistors with source/drain regions having sections of epitaxial semiconductor material |
CN114121666A (en) * | 2021-11-10 | 2022-03-01 | 上海华力集成电路制造有限公司 | Groove isolation method of fin field effect transistor, field effect transistor and processing equipment |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090152589A1 (en) * | 2007-12-17 | 2009-06-18 | Titash Rakshit | Systems And Methods To Increase Uniaxial Compressive Stress In Tri-Gate Transistors |
US8609510B1 (en) * | 2012-09-21 | 2013-12-17 | Globalfoundries Inc. | Replacement metal gate diffusion break formation |
US8846491B1 (en) | 2013-06-19 | 2014-09-30 | Globalfoundries Inc. | Forming a diffusion break during a RMG process |
KR102072410B1 (en) | 2013-08-07 | 2020-02-03 | 삼성전자 주식회사 | Semiconductor device and fabricated method thereof |
CN104681557B (en) * | 2013-11-28 | 2018-02-06 | 中国科学院微电子研究所 | Semiconductor device and its manufacture method |
US9831306B2 (en) * | 2013-12-19 | 2017-11-28 | Intel Corporation | Self-aligned gate edge and local interconnect and method to fabricate same |
US9147576B2 (en) * | 2014-01-23 | 2015-09-29 | International Business Machines Corporation | Gate contact with vertical isolation from source-drain |
KR102202753B1 (en) * | 2014-08-11 | 2021-01-14 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
US9171752B1 (en) | 2014-08-12 | 2015-10-27 | Globalfoundries Inc. | Product comprised of FinFET devices with single diffusion break isolation structures, and methods of making such a product |
US9373535B2 (en) * | 2014-10-16 | 2016-06-21 | Globalfoundries Inc. | T-shaped fin isolation region and methods of fabrication |
US9431396B2 (en) | 2015-01-30 | 2016-08-30 | Globalfoundries Inc. | Single diffusion break with improved isolation and process window and reduced cost |
US9368496B1 (en) | 2015-01-30 | 2016-06-14 | Globalfoundries Inc. | Method for uniform recess depth and fill in single diffusion break for fin-type process and resulting devices |
KR102398862B1 (en) * | 2015-05-13 | 2022-05-16 | 삼성전자주식회사 | Semiconductor device and the fabricating method thereof |
US9524911B1 (en) | 2015-09-18 | 2016-12-20 | Globalfoundries Inc. | Method for creating self-aligned SDB for minimum gate-junction pitch and epitaxy formation in a fin-type IC device |
US9412616B1 (en) | 2015-11-16 | 2016-08-09 | Globalfoundries Inc. | Methods of forming single and double diffusion breaks on integrated circuit products comprised of FinFET devices and the resulting products |
CN107785315B (en) * | 2016-08-26 | 2020-05-08 | 中芯国际集成电路制造(上海)有限公司 | Method for forming semiconductor structure |
-
2017
- 2017-05-08 US US15/589,292 patent/US9935104B1/en active Active
- 2017-11-17 TW TW106139921A patent/TWI668761B/en active
-
2018
- 2018-01-17 US US15/873,006 patent/US10121788B1/en active Active
- 2018-02-08 CN CN201810862653.9A patent/CN108878535B/en active Active
- 2018-02-08 CN CN201810128072.2A patent/CN108400167B/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3975234A1 (en) * | 2020-09-25 | 2022-03-30 | INTEL Corporation | Gate and fin trim isolation for advanced integrated circuit structure fabrication |
Also Published As
Publication number | Publication date |
---|---|
TW201843735A (en) | 2018-12-16 |
CN108878535A (en) | 2018-11-23 |
CN108400167B (en) | 2021-01-26 |
US10121788B1 (en) | 2018-11-06 |
TWI668761B (en) | 2019-08-11 |
US9935104B1 (en) | 2018-04-03 |
CN108878535B (en) | 2021-06-08 |
CN108400167A (en) | 2018-08-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10121788B1 (en) | Fin-type field effect transistors with single-diffusion breaks and method | |
US10014298B1 (en) | Method of forming field effect transistors with replacement metal gates and contacts and resulting structure | |
US10355101B2 (en) | Vertical field effect transistor (VFET) having a self-aligned gate/gate extension structure and method | |
US10128334B1 (en) | Field effect transistor having an air-gap gate sidewall spacer and method | |
US10249538B1 (en) | Method of forming vertical field effect transistors with different gate lengths and a resulting structure | |
US10411010B2 (en) | Tall single-fin FIN-type field effect transistor structures and methods | |
US10431663B2 (en) | Method of forming integrated circuit with gate-all-around field effect transistor and the resulting structure | |
US10580897B2 (en) | Methods of forming a bulk field effect transistor (FET) with sub-source/drain isolation layers and the resulting structures | |
US10014296B1 (en) | Fin-type field effect transistors with single-diffusion breaks and method | |
US10453750B2 (en) | Stacked elongated nanoshapes of different semiconductor materials and structures that incorporate the nanoshapes | |
US10276689B2 (en) | Method of forming a vertical field effect transistor (VFET) and a VFET structure | |
US10283621B2 (en) | Method of forming vertical field effect transistors with self-aligned gates and gate extensions and the resulting structure | |
US10217839B2 (en) | Field effect transistor (FET) with a gate having a recessed work function metal layer and method of forming the FET | |
US10177151B1 (en) | Single-diffusion break structure for fin-type field effect transistors | |
US10872805B2 (en) | Semiconductor device and manufacturing method thereof | |
US10644158B2 (en) | Semiconductor device including fin field effect transistor and method of manufacturing the same | |
US10090402B1 (en) | Methods of forming field effect transistors (FETS) with gate cut isolation regions between replacement metal gates | |
US10062692B1 (en) | Field effect transistors with reduced parasitic resistances and method | |
US10644157B2 (en) | Fin-type field effect transistors with uniform channel lengths and below-channel isolation on bulk semiconductor substrates and methods | |
KR102538269B1 (en) | Semiconductor device and method | |
US11264382B2 (en) | Fin-type field effect transistor with reduced fin bulge and method | |
US20220406774A1 (en) | Doped well for semiconductor devices | |
US20120261772A1 (en) | Semiconductor Device and Method for Manufacturing the Same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, HAITING;ZHAO, WEI;YU, HONG;AND OTHERS;SIGNING DATES FROM 20170504 TO 20170505;REEL/FRAME:044635/0456 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |