US20180308938A1 - SiC Semiconductor Device with Offset in Trench Bottom - Google Patents
SiC Semiconductor Device with Offset in Trench Bottom Download PDFInfo
- Publication number
- US20180308938A1 US20180308938A1 US15/959,661 US201815959661A US2018308938A1 US 20180308938 A1 US20180308938 A1 US 20180308938A1 US 201815959661 A US201815959661 A US 201815959661A US 2018308938 A1 US2018308938 A1 US 2018308938A1
- Authority
- US
- United States
- Prior art keywords
- trench
- semiconductor body
- sic semiconductor
- region
- sidewall
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 183
- 210000000746 body region Anatomy 0.000 claims abstract description 26
- 238000000034 method Methods 0.000 claims description 37
- 239000002019 doping agent Substances 0.000 claims description 15
- 238000004519 manufacturing process Methods 0.000 claims description 14
- 238000005468 ion implantation Methods 0.000 claims description 9
- 238000005530 etching Methods 0.000 claims description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 75
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 70
- 239000013078 crystal Substances 0.000 description 18
- 230000008569 process Effects 0.000 description 18
- 239000000463 material Substances 0.000 description 9
- 239000002800 charge carrier Substances 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 5
- 230000005684 electric field Effects 0.000 description 5
- 239000000758 substrate Substances 0.000 description 5
- 238000000137 annealing Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 3
- 230000007704 transition Effects 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000005685 electric field effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 125000004435 hydrogen atom Chemical class [H]* 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000005121 nitriding Methods 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
- H01L29/0623—Buried supplementary region, e.g. buried guard ring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0878—Impurity concentration or distribution
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
- H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
- H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
- H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66234—Bipolar junction transistors [BJT]
- H01L29/66325—Bipolar junction transistors [BJT] controlled by field-effect, e.g. insulated gate bipolar transistors [IGBT]
- H01L29/66333—Vertical insulated gate bipolar transistors
- H01L29/66348—Vertical insulated gate bipolar transistors with a recessed gate
Abstract
Description
- Wide-bandgap semiconductor devices are based on a semiconductor material with a bandgap of at least 2 eV or at least 3 eV and allow for lower on-state resistance, operation at high temperatures, lower switching losses and lower leakage currents compared to conventional silicon-based semiconductor devices. Semiconductor devices based on wide-bandgap materials may include transistor cells with stripe-shaped trench gate electrodes that control transistor channels in only one of two opposite longitudinal mesa sidewalls of mesa portions formed from the semiconductor material between neighboring trench gate structures.
- It is desirable to improve device characteristics of SiC semiconductor devices with trench gates and to further expand the range of applications for such devices.
- The present disclosure relates to a semiconductor device comprising a trench extending from a first surface into a SiC semiconductor body. The trench has a first sidewall, a second sidewall opposite to the first sidewall, and a trench bottom. An electrode, which may be a gate electrode, is arranged in the trench and is electrically insulated from the semiconductor body by a trench dielectric, which may be a gate dielectric. A body region of a first conductivity type adjoins the first sidewall. A shielding structure of the first conductivity type adjoins at least a portion of the second sidewall and the trench bottom. A first section of the trench bottom and a second section of the trench bottom are offset to one another by a vertical offset along a vertical direction extending from the first surface to a second surface of the SiC semiconductor body opposite to the first surface.
- The present disclosure also relates to a method of manufacturing a semiconductor device. The method comprises forming a first trench into a SiC semiconductor body from a first surface. The method further comprises forming a shielding structure of a first conductivity type in the SiC semiconductor body by introducing dopants of the first conductivity type through a bottom of the first trench into the SiC semiconductor body. The method further comprises forming a second trench into the SiC semiconductor body from the first surface, wherein the second trench extends deeper into the SiC semiconductor body than the first trench, and the first trench and the second trench laterally merge one another, thereby setting a second section of a trench bottom of the second trench deeper in the SiC semiconductor body than a first section of the trench bottom of the second trench.
- Those skilled in the art will recognize additional features and advantages upon reading the following detailed description and on viewing the accompanying drawings.
- The accompanying drawings are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification. The drawings illustrate the embodiments and together with the description serve to explain principles of the invention. Other embodiments of the invention and intended advantages will be readily appreciated as they become better understood by reference to the following detailed description.
-
FIG. 1 is a cross-sectional view of a SiC semiconductor body for illustrating a semiconductor device having a vertical offset at a trench bottom. -
FIG. 2 is a cross-sectional view of a SiC semiconductor body for illustrating a shielding structure adjoining a sidewall and a bottom side of a trench. -
FIG. 3 is a cross-sectional view of a SiC semiconductor body for illustrating a source region having an offset at a bottom side. -
FIG. 4 is a cross-sectional view of a SiC semiconductor body for illustrating a region of the conductivity type of the source region that adjoins the trench at a sidewall opposite to the sidewall where the source region is located. -
FIG. 5 is a cross-sectional view of a SiC semiconductor body for illustrating a trench dielectric having a larger thickness at the trench bottom than at trench sidewalls. -
FIG. 6 is a cross-sectional view of a SiC semiconductor body for illustrating a trench having rounded corners at the trench bottom. -
FIG. 7 is a cross-sectional view of a SiC semiconductor body for illustrating a current spread zone adjoining a body region. -
FIGS. 8A and 8B are schematic top and cross-sectional views of a SiC semiconductor body for illustrating transistor cells electrically connected in parallel. -
FIG. 9 is a schematic flow-chart for illustrating a method of manufacturing a semiconductor device in a SiC semiconductor body. -
FIGS. 10A to 10I are schematic cross-sectional views of a SiC semiconductor body for illustrating process features of a method for manufacturing a semiconductor device. - In the following detailed description, reference is made to the accompanying drawings, which form a part hereof, and in which are shown by way of illustrations specific embodiments in which the disclosure may be practiced. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope of the present invention. For example, features illustrated or described for one embodiment can be used on or in conjunction with other embodiments to yield yet a further embodiment. It is intended that the present disclosure includes such modifications and variations. The examples are described using specific language that should not be construed as limiting the scope of the appending claims. The drawings are not scaled and are for illustrative purposes only. For clarity, the same elements have been designated by corresponding references in the different drawings if not stated otherwise.
- The terms “having”, “containing”, “including”, “comprising” and the like are open and the terms indicate the presence of stated structures, elements or features but not preclude the presence of additional elements or features. The articles “a”, “an” and “the” are intended to include the plural as well as the singular, unless the context clearly indicates otherwise.
- The term “electrically connected” describes a permanent low-ohmic connection between electrically connected elements, for example a direct contact between the concerned elements or a low-ohmic connection via a metal and/or highly doped semiconductor. The term “electrically coupled” includes that one or more intervening element(s) adapted for signal transmission may exist between the electrically coupled elements, for example elements that temporarily provide a low-ohmic connection in a first state and a high-ohmic electric decoupling in a second state.
- The Figures illustrate relative doping concentrations by indicating “−” or “+” next to the doping type “n” or “p”. For example, “n−” means a doping concentration that is lower than the doping concentration of an “n”-doping region while an “n+”-doping region has a higher doping concentration than an “n”-doping region. Doping regions of the same relative doping concentration do not necessarily have the same absolute doping concentration. For example, two different “n”-doping regions may have the same or different absolute doping concentrations.
- The term “horizontal” as used in this specification intends to describe an orientation substantially parallel to a first or main surface of a semiconductor substrate or body. This can be for instance the surface of a wafer or a die.
- The term “vertical” as used in this specification intends to describe an orientation which is substantially arranged perpendicular to the first surface, i.e. parallel to the normal direction of the first surface of the semiconductor substrate or body.
- In this specification, a second surface of a semiconductor substrate or semiconductor body is considered to be formed by the lower or backside surface while the first surface is considered to be formed by the upper, front or main surface of the semiconductor substrate. The terms “above” and “below” as used in this specification therefore describe a relative location of a structural feature to another.
- In this specification, p-doped is referred to as first conductivity type while n-doped is referred to as second conductivity type. Alternatively, the semiconductor devices can be formed with opposite doping relations so that the first conductivity type can be n-doped and the second conductivity type can be p-doped.
-
FIG. 1 is a schematic cross-sectional view of a portion of aSiC semiconductor body 100 for illustrating asemiconductor device 1000. - A
trench 102 extends into theSiC semiconductor body 100 from afirst surface 104. The trench has afirst sidewall 106, asecond sidewall 108 opposite to thefirst sidewall 106, and atrench bottom 110. Anelectrode 112 is arranged in thetrench 102 and is electrically insulated from thesemiconductor body 100 by a trench dielectric 114. It is possible that only oneelectrode 112 is arranged in thetrench 102. Theelectrode 112 may be a gate electrode and the trench dielectric 114 may be a gate dielectric. - A
body region 118 of a first conductivity type adjoins thefirst sidewall 106. Ashielding structure 120 of the first conductivity type adjoins at least a portion of thesecond sidewall 108 and thetrench bottom 110. Along a vertical direction y extending from thefirst surface 104 to asecond surface 122 of theSiC semiconductor body 100 opposite to thefirst surface 104, afirst section 1101 of thetrench bottom 110 and asecond section 1102 of thetrench bottom 110 are offset to one another by a vertical offset (height or distance) h. The vertical offset h may range from 10 nm to 100 nm, for example. - The shielding
structure 120 may allow for achieving a desired reliability of thesemiconductor device 1000 under blocking conditions by limiting an electric field strength in thetrench dielectric 114, for example at a trench corner located at a transition between thefirst section 1101 and thefirst sidewall 106. Since a maximum electric field strength may be located in a portion of the shieldingstructure 120 below thetrench bottom 110, extending a depth of the shieldingstructure 120 may allow for a reduction of the electric field strength at the trench corner, thereby improving device reliability. Thus, by providing the vertical offset h between thefirst section 1101 of thetrench bottom 110 and thesecond section 1102 of thetrench bottom 110, a distance from the trench corner at thefirst sidewall 106 to a position of maximum electric field strength within the shieldingstructure 120 may be increased, thereby allowing for an improved device reliability. - A
source region 121 of the second conductivity type adjoins thefirst sidewall 106. - In one or more embodiments, the
semiconductor device 1000 may include transistor cells and may be an IGFET (insulated gate field effect transistor), for example a MOSFET (metal oxide semiconductor FET) in the usual meaning concerning FETs with metal gates as well as FETs with gates based on doped semiconductor material, an IGBT (insulated gate bipolar transistor) or an MCD (MOS controlled diode), by way of example. - In one or more embodiments, a material of the
SiC semiconductor body 100 is 2H-SiC (SiC of the 2H polytype), 6H-SiC or 15R-SiC. In one or more further embodiments, the semiconductor material of theSiC semiconductor body 100 is silicon carbide of the 4H polytype (4H-SiC). - The
first sidewall 106 may be vertical to thefirst surface 104 or may taper with increasing distance to thefirst surface 104. In one or more embodiments, a sidewall plane of thefirst sidewall 106 is formed by a main crystal plane providing high charge carrier mobility, e.g., a (11-20) crystal plane. - The
electrode 112 may be a gate electrode and may include or consist of a heavily doped polycrystalline silicon material and/or a metal-containing material. - In one or more embodiments, the
second section 1102 of thetrench bottom 110 is arranged deeper in theSiC semiconductor body 100 than thefirst section 1101 of thetrench bottom 110. Thus, a vertical distance between thefirst section 1101 of thetrench bottom 110 and a reference level at thefirst surface 104 is smaller than a vertical distance between thesecond section 1102 of thetrench bottom 110 and the reference level. - In one or more embodiments, a
second section 1122 of a bottom of theelectrode 112 is arranged deeper in theSiC semiconductor body 100 along the vertical direction y than afirst section 1121 of the bottom of theelectrode 112. Thus, thefirst section 1121 of the bottom of theelectrode 112 and thesecond section 1122 of the bottom of theelectrode 112 are offset to one another, for example by a vertical offset corresponding to the vertical offset h between thefirst section 1101 of thetrench bottom 110 and thesecond section 1102 of thetrench bottom 110. - Referring to the schematic cross-sectional view illustrated in
FIG. 2 , in one or more embodiments, the shieldingstructure 120 includes ashielding region 1201 of the first conductivity type and aconnection region 1202 of the first conductivity type. Theconnection region 1202 is arranged between the shieldingregion 1201 and thefirst surface 104. A doping concentration profile of the shielding structure 120 (see exemplary illustration in right part ofFIG. 2 ) has a peak P along the vertical direction y that is located deeper in theSiC semiconductor body 100 than thetrench bottom 110. - In one or more embodiments, a vertical distance dv1 between the
first section 1101 of thetrench bottom 110 and the peak P of the shielding region ranges from 200 nm to 800 nm, or from 300 nm to 500 nm, for example. - Referring to the schematic cross-sectional view illustrated in
FIG. 3 , in one or more embodiments, afirst portion 1211 of thesource region 121 is arranged between thefirst sidewall 106 of thetrench 102 and asecond portion 1212 of thesource region 121, and a bottom of thesecond portion 1212 is arranged deeper in theSiC semiconductor body 100 along the vertical direction y than a bottom of thefirst portion 1211. A vertical distance dv2 between the bottom of thefirst portion 1211 of thesource region 121 and the bottom of thesecond portion 1212 of thesource region 121 may correspond to the vertical offset h. - In the embodiments illustrated in
FIGS. 1 to 3 , the shieldingstructure 120 adjoins thesecond sidewall 108 at thefirst surface 104. In the embodiments illustrated inFIGS. 1 to 3 , the shieldingstructure 120 further adjoins thefirst surface 104. Thus, thesource region 121 is absent at thesecond sidewall 108 and a channel conductivity may only be switched on and off at thefirst sidewall 106 by altering a voltage at theelectrode 112. - Referring to the schematic cross-sectional view of
FIG. 4 , thesemiconductor device 1000 further comprises aregion 124 of the second conductivity type adjoining thesecond sidewall 108 and thefirst surface 104. Due to different orientation with respect to the main crystal planes, a semiconductor interface of a portion of thetrench dielectric 114 formed on thesecond sidewall 108 may contain more interface states for charge carriers than a portion of thetrench dielectric 114 formed on thefirst sidewall 106 such that the threshold voltages and charge carrier mobility for inversion channels formed along the two sidewalls are different. For allowing a narrow specification of the threshold voltage, thesource regions 121 is typically formed exclusively along thefirst sidewall 106, which is a main crystal plane, for example a (11-20) crystal plane, whereas formation of inversion channels along thesecond sidewall 108, which is tilted to main crystal planes, is typically suppressed by omitting the formation of source regions along thesecond sidewall 108. In addition, forming thesource region 121 only along thefirst sidewall 106 may relax overlay tolerances for contact structures to thebody region 118 and for other structures shielding thetrench dielectric 114 against drain potential in a FET or against collector potential in an IGBT. - By contrast, forming the
region 124 of the second conductivity type despite of all also at least along portions of thesecond sidewall 108 allows for increasing a gate-to-source capacitance Cgs without negative impact on other device parameters. - Referring to the schematic cross-sectional view of
FIG. 5 , a first thickness t1 of a first part of thetrench dielectric 114 adjoining thetrench bottom 110 is greater than a second thickness t2 of a second part of thetrench dielectric 114 adjoining thefirst sidewall 106. The first thickness t1 may be larger than the thickness t2 by at least a factor of 1.1, or 1.5, or 2, or 3 or even by a factor larger than 3. In one or more embodiments, the second thickness t2 is at least 40 nm, or at least 60 nm, or at least 80 nm, or even larger than 80 nm. Increasing the thickness of thetrench dielectric 114 at thetrench bottom 110 compared to the thickness at thefirst sidewall 106 allows for an independent adjustment of device parameters associated with thetrench dielectric 114 at thefirst sidewall 106, for example a threshold voltage, and device parameters associated with thetrench dielectric 114 at thetrench bottom 106, for example an impact on device reliability caused by a corner of thetrench bottom 110 at thefirst sidewall 106. - Referring to the schematic cross-sectional view of
FIG. 6 , in one or more embodiments, an interface between thetrench dielectric 114 and theSiC semiconductor body 100 is rounded at a transition between thefirst section 1101 of thetrench bottom 110 and thefirst sidewall 106. In one or more embodiments, a radius R of the curvature is at least twice a thickness t of thetrench dielectric 114 adjoining thefirst sidewall 106, i.e. a relation R>2×t holds. Rounding the trench corner may allow for suppressing or reducing drawbacks that may be caused by process technology when forming thetrench 102. One example of such a drawback may be a reduced thickness of the trench dielectric at the corner due to tolerances of the etch process as regards precision of taper that may reduce device reliability due to an increase of leakage currents and/or dielectric breakdown, for example. In one or more embodiments, radii of curvature may differ between opposite corners of the trench due to different taper angles of the first andsecond sidewalls - Referring to the schematic cross-sectional view of
FIG. 7 , in one or more embodiments, thesemiconductor device 1000 further comprises acurrent spread zone 126 of the second conductivity type and adrift zone 128 of the second conductivity type. Thecurrent spread zone 126 is arranged between thebody region 118 and thedrift zone 128. Thecurrent spread zone 126 adjoins thebody region 118 and the shieldingstructure 120, and an average net doping concentration of thecurrent spread zone 126 is greater than an average net doping concentration of thedrift zone 128. In one or more embodiments, the average net doping concentration of thedrift zone 128 is in a range from 1015 cm−3 to 5×1016 cm−3, excluding any field stop zone(s) or highly doped contact zone for improving contact properties to a contact at thesecond surface 122. In one or more embodiments, the average net doping concentration of thecurrent spread zone 126 is at least one order of magnitude, or two orders of magnitude or even larger than the average net doping concentration of thedrift zone 128. This may allow for an improved electrical interconnection between thedrift zone 128 and the channel region which is beneficial with respect to lowering the on-state resistance of thesemiconductor device 1000, for example. - Referring to the schematic top and cross-sectional views of
FIGS. 8A and 8B , thesemiconductor device 1000 includes transistor cells TC electrically connected in parallel. Although illustrated in an exemplary design inFIGS. 8A, 8B , each one of the transistor cells may have a transistor cell unit design as illustrated in any one of the embodiments illustrated above with reference toFIGS. 1 to 7 , for example. Thesemiconductor device 1000 may be or may include an IGFET (insulated gate field effect transistor), for example, an MOSFET (metal oxide semiconductor FET) in the usual meaning concerning FETs with metal gates as well as FETs with gates from semiconductor material, an IGBT (insulated gate bipolar transistor) or an MCD (MOS controlled diode), by way of example. - The
first surface 104 may include coplanar surface sections. Thefirst surface 104 may coincide with a main crystal plane or may be tilted to a main crystal plane by an off-axis angle α, which absolute value may be at least 2° and at most 12°, e.g., about 4°. - In the illustrated embodiment, the <0001> crystal axis is tilted by an off-axis angle α>0 to the normal and the <11-20> crystal axis is tilted by the off-axis angle α with respect to a horizontal plane. The <1-100> crystal axis is orthogonal to the cross-sectional plane.
- In one or more embodiments, the
first surface 104 may be serrated and includes parallel first surface sections shifted to each other and tilted to a horizontal plane by the off-axis angle α as well as second surface sections tilted to the first surface sections and connecting the first surface sections such that cross-sectional line of the serratedfirst surface 104 approximates a saw-tooth line. Thefirst surface 104 may also include, per unit cell area, two surface sections that are offset to one another by a vertical offset. - At a rear side of the
SiC semiconductor body 100 thesecond surface 122 may extend parallel to thefirst surface 104. A total thickness of theSiC semiconductor body 100 between the first andsecond surfaces first surface 104 defines the vertical direction y and directions parallel to thefirst surface 104 are horizontal directions. - The
drift zone 128 may adjoin a heavily dopedcontact structure 130 that directly adjoins thesecond surface 122. - The heavily doped
contact structure 130 may be or may include a SiC substrate and forms an ohmic contact with asecond load electrode 132 that directly adjoins thesecond surface 122. A mean dopant concentration in thecontact structure 130 is set sufficiently high to ensure an ohmic contact with thesecond load electrode 132. In case thesemiconductor device 1000 is or includes an IGFET, thecontact structure 130 has the same conductivity type as thedrift zone 128. In case thesemiconductor device 1000 is an IGBT, thecontact structure 130 has the complementary conductivity type of thedrift zone 128 or includes zones of both conductivity types. - The
drift zone 128 may be formed in a layer grown by epitaxy on thecontact structure 130, for example. A mean net dopant concentration in thedrift zone 128 may be in the range from 1015 cm−3 to 5×1016 cm−3, for example. Further doped regions, for example field stop zones or barrier zones of the conductivity type of thedrift zone 128 or counter-doped regions may be arranged between thedrift zone 128 and thecontact structure 130. - The
drift zone 128 may directly adjoin thecontact structure 130 or a buffer layer forming a unipolar homojunction with thedrift zone 128 may be arranged between thedrift zone 128 and thecontact structure 130, wherein a vertical extension of the buffer layer may be, for example approximately around one or a few μm and a mean dopant concentration in the buffer layer may be in a range from 3×1017 cm−3 to 1018 cm−3, by way of example. The buffer layer may relax mechanical stress in theSiC semiconductor body 100 and/or may contribute to setting an electric field profile. - The transistor cells TC are formed along
trench structures 134 that extend from thefirst surface 104 into thesemiconductor body 100 such thatmesa portions 136 of theSiC semiconductor body 100 separateneighboring trench structures 134. - A longitudinal extension of the
trench structures 134 along a first horizontal direction is greater than a transverse extension along a second horizontal direction orthogonal to the first horizontal direction. Thetrench structures 134 may be long stripes extending from one side of a transistor cell region to an opposite side, wherein the length of thetrench structures 134 may be up to several millimeters, for example. According to other embodiments a plurality of separatedtrench structures 134 may be formed along a line extending from one side of the transistor cell region to the opposite side, or thetrench structures 134 may form a grid with themesa portions 136 formed in the meshes of the grid. - At the bottom, the
trench structures 134 may be rounded, for example as illustrated and described with reference toFIG. 6 . - The
trench structures 134 may be equally spaced, may have equal width, and may form a regular pattern, wherein a pitch (center-to-center distance) of thetrench structures 134 may be in a range from 1 μm to 10 μm, e.g., from 2 μm to 5 μm. - A vertical extension of the
trench structures 134 may be in a range from 0.3 μm to 5 μm, e.g., in a range from 0.5 μm to 2 μm. - The
trench structures 134 may be vertical to thefirst surface 104 or may taper with increasing distance to thefirst surface 104. For example, a taper angle of thetrench structures 134 with respect to the vertical direction may be equal to the off-axis angle or may deviate from the off-axis angle by not more than ±1 degree such that at least thefirst sidewall 106 of two oppositelongitudinal sidewalls second sidewall 108 opposite to thefirst sidewall 106 may be tilted to a main crystal plane by twice the off-axis angle α, e.g., by 4 degrees or more, for example, by about 8 degrees. The first andsecond sidewalls trench structures 134. - The
trench structures 134 include theelectrode 112, for example a conductive gate electrode which may include or consist of a heavily doped polycrystalline silicon layer and/or a metal-containing layer. Theelectrodes 112 may be electrically connected to one another and to a gate terminal G, for example at a location in an edge termination area. - The
trench structures 134 further include thetrench dielectric 114, for example a gate dielectric separating theelectrode 112 from theSiC semiconductor body 100 along at least one side of thetrench structure 134. Thetrench dielectric 114 may include or consist of a semiconductor dielectric, for example thermally grown or deposited semiconductor oxide, e.g., silicon oxide, a semiconductor nitride, for example deposited or thermally grown silicon nitride, a semiconductor oxynitride, for example silicon oxynitride, any other deposited dielectric material or any combination thereof. Thetrench dielectric 114 may be formed for a threshold voltage of the transistor cells TC in a range from 1.0 V to 8 V, for example. - The
trench structures 134 may exclusively include theelectrode 112 and thetrench dielectric 114 or may include further conductive and/or dielectric structures in addition to theelectrode 112 and thetrench dielectric 114. - The
mesa portions 136 include thesource regions 121 that are oriented to thefirst surface 104. Thesource regions 121 may directly adjoin thefirst surface 104 and may directly adjoin thefirst sidewall 106 of therespective mesa portion 136. Themesa portions 136 further include thebody regions 118 that separate thesource regions 121 from thedrift zone 128. Thebody regions 118 form first pn junctions pn1 with thedrift zone 128 and second pn junctions pn2 with thesource regions 121. Thebody regions 118 directly adjoin thefirst sidewall 106. A vertical extension of thebody regions 118 corresponds to a channel length of the transistor cells TC and may be in a range from 0.2 μm to 1.5 μm, for example. Both thesource regions 121 and thebody regions 118 are electrically connected to afirst load electrode 138 at the front side. - The
first load electrode 138 may form or may be electrically connected or coupled to a first load terminal, which may be a source terminal S of an IGFET, or an anode terminal of an MCD, or an emitter terminal of an IGBT. Thesecond load electrode 132 on the back may form or may be electrically connected or coupled to a second load terminal, which may be a drain terminal D of an IGFET, or a cathode terminal of an MCD, or a collector terminal of an IGBT. - The shielding
structure 120 may separate thebody region 118 and thesecond sidewalls 108. The shieldingstructure 120 may include one, two or even more sub-regions, for example as described and illustrated with reference toFIGS. 1 and 2 . A highly doped contact region of the conductivity type of the shieldingstructure 120 may be arranged at thefirst surface 104 for improving or for enabling an ohmic contact between the shieldingstructure 120 and a contact structure at thefirst surface 104. - In one or more embodiments, the transistor cells TC are n-channel FET cells with p-doped
body regions 118, n-dopedsource regions 121 and an n-dopeddrift zone 128. According to another embodiment, the transistor cells TC are p-channel FET cells with n-dopedbody regions 118, p-dopedsource regions 121 and a p-dopeddrift zone 128. - The
trench dielectric 114 capacitively couples portions of thebody regions 118 with theelectrode 112. When a potential at theelectrode 112 exceeds or falls below a threshold voltage of thesemiconductor device 1000, the electric field effects that minority charge carriers in thebody regions 118 form inversion channels along thetrench dielectric 114, wherein the inversion channels connect thesource regions 121 with thedrift zone 128, thereby turning on thesemiconductor device 1000. In the on-state, a load current flows through theSiC semiconductor body 100 approximately along thefirst sidewalls 106 between the first andsecond load electrodes structure 120 suppresses the formation of inversion channels along thesecond sidewalls 108. -
FIG. 9 is a schematic flow-chart for illustrating amethod 2000 of manufacturing a semiconductor device. - It will be appreciated that while
method 2000 is illustrated and described below as a series of acts or events, the illustrated ordering of such acts or events are not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. In addition, not all illustrated acts may be required to implement one or more aspects of embodiments of the disclosure herein. Also, one or more of the acts depicted herein may be carried out in one or more separate act and/or phases. Information provided above with reference toFIGS. 1A to 8B apply likewise. - Referring to
FIG. 9 , process feature S100 comprises forming a first trench into a SiC semiconductor body from a first surface, for example by an etch process using a patterned hard mask. A depth of the first trench may be set to range from 10 nm to 100 nm, for example. - Process feature S110 comprises forming a shielding structure of a first conductivity type in the SiC semiconductor body by introducing dopants of the first conductivity type through a bottom of the first trench into the SiC semiconductor body. The dopants may be introduced into the SiC semiconductor body by one or more ion implantations, for example. Activation of the dopants by thermal processing may follow, for example at temperatures ranging from 1700° C. to 1800° C.
- Process feature S120 comprises forming a second trench into the SiC semiconductor body from the first surface, wherein the second trench extends deeper into the SiC semiconductor body than the first trench, and the first trench and the second trench laterally merge one another, thereby setting a second section of a trench bottom of the second trench deeper in the SiC semiconductor body than a first section of the trench bottom of the second trench.
-
FIGS. 10A to 10I refer to schematic cross-sectional views for illustrating a method of manufacturing a semiconductor device, for example thesemiconductor device 1000 illustrated in the embodiments depicted inFIGS. 1 to 8B . - Referring to the schematic cross-sectional view of
FIG. 10A , ahard mask layer 140, for example a dielectric layer such as an oxide layer is formed on thefirst surface 104 of theSiC semiconductor body 100, for example by a deposition process. A thickness of thehard mask layer 140 may be chosen so as to block ions in high energy ion implantation processes that may follow at a later stage of processing. In one or more embodiments, a thickness of the mask layer may range from 2 μm to 10 μm, for example. - Referring to the schematic cross-sectional view of
FIG. 10B , a resist mask layer is formed on thehard mask layer 140 and is lithographically patterned, thereby forming a resistmask 142. - Referring to the schematic cross-sectional view of
FIG. 10C , thehard mask layer 140 is patterned into ahard mask 144 by an etch process using the resistmask 142. - Referring to the schematic cross-sectional view of
FIG. 10D , afirst trench 146 is formed into theSiC semiconductor body 100 from thefirst surface 104, for example by an etch process. Patterning of thehard mask layer 140 and formation of thefirst trench 146 may be carried out in a common etch process, for example. A depth dl of thefirst trench 146 may be set to range from 10 nm to 100 nm, for example. - Referring to the schematic cross-sectional view of
FIG. 10E , dopants of the shielding region are introduced through openings of thehard mask 144 and through a bottom of thefirst trench 146 into theSiC semiconductor body 100 by a high energy ion implantation process, for example by setting an ion implantation energy ranging from 1 MeV to 6 MeV depending on a dopant species, e.g. aluminum (Al) or boron (B) for p-type doping. - Referring to the schematic cross-sectional view of
FIG. 10F , further dopants are introduced into theSiC semiconductor body 100 by masked ion implantation processes, thereby forming thesource region 121, thebody region 118, and theconnection region 1202, for example. Further regions not illustrated inFIG. 10F , for example thecurrent spread zone 126 illustrated inFIG. 7 may be formed. - Referring to the schematic cross-sectional view of
FIG. 10G , apatterned mask 148, for example a hard mask as described with reference toFIGS. 10A and 10B or a patterned resist mask, is formed on thefirst surface 104. Thereafter, asecond trench 150 is formed into theSiC semiconductor body 100 from thefirst surface 104. Thesecond trench 150 extends deeper into theSiC semiconductor body 100 than thefirst trench 146. Thefirst trench 146 and thesecond trench 150 laterally merge one another, thereby setting thesecond section 1102 of thetrench bottom 110 of thesecond trench 150 deeper in theSiC semiconductor body 100 than thefirst section 1101 of thetrench bottom 110 of thesecond trench 150. Thesecond trench 150 may correspond to thetrench 102 described with reference to the embodiments illustrated inFIGS. 1 to 8B , for example. A taper angle of thefirst sidewall 106 with respect to the vertical direction y may be equal to the off-axis angle or may deviate from the off-axis angle by not more than ±1 degree such that thefirst sidewall 106 is formed by a main crystal plane providing high charge carrier mobility, e.g., a (11-20) crystal plane. Thesecond sidewall 108 opposite to thefirst sidewall 106 may be tilted to a main crystal plane by twice the off-axis angle α, e.g., by 4 degrees or more, for example, by about 8 degrees. - Referring to the schematic cross-sectional view of
FIG. 10H ,corners 152 at a transition between the trench bottom and thesidewalls first sidewall 106 into closer alignment with the (11-20) crystal plane. - Referring to the schematic cross-sectional view of
FIG. 10I , thetrench dielectric 114 is formed, for example by a layer deposition process and/or thermal oxidation. Layer deposition may provide the benefit of less or no dependency of the crystallographic plane compared with thermal oxidation, for example. An optional sacrificial dielectric, for example a sacrificial oxide, that has been formed before formation of thetrench dielectric 114 may be removed partly or completely. By way of example, a part of a sacrificial dielectric may remain at thecorners 152, for example. Thetrench dielectric 114 may also be formed by more than one layer deposition process for achieving trench dielectric portions having different thickness, for example as is illustrated in the embodiment ofFIG. 5 . As an example, a dielectric may be formed by a high density plasma (HDP) process and subsequently be removed from the first andsecond sidewalls trench dielectric 114 that has a larger thickness at thetrench bottom 110 compared with the first andsecond sidewalls electrode 112 may be formed by layer deposition of highly doped semiconductor material and/or metal. - Further known processes may follow for finalizing the semiconductor device.
- In the following, further embodiments of the semiconductor device and/or the method as described herein are explained.
- According to at least one embodiment, the semiconductor device comprises a trench extending from a first surface into a SiC semiconductor body, the trench having a first sidewall, a second sidewall opposite to the first sidewall, and a trench bottom. The semiconductor device further comprises a gate electrode arranged in the trench and electrically insulated from the SiC semiconductor body by a gate dielectric. In this embodiment, the semiconductor device further comprises a body region of a first conductivity type adjoining the first sidewall and a shielding structure of the first conductivity type adjoining at least a portion of the second sidewall and the trench bottom. Along a vertical direction extending from the first surface to a second surface of the SiC semiconductor body opposite to the first surface, a first section of the trench bottom and a second section of the trench bottom are offset to one another by a vertical offset.
- According to at least one embodiment of the semiconductor device, the shielding structure includes a shielding region of the first conductivity type and a connection region of the first conductivity type, the connection region being arranged between the shielding region and the first surface, wherein a doping concentration profile of the shielding region has a peak along the vertical direction that is located deeper in the SiC semiconductor body than the trench bottom.
- According to at least one embodiment of the semiconductor device, a vertical distance between the first section of the trench bottom and the peak of the shielding region ranges from 200 nm to 800 nm.
- According to at least one embodiment of the semiconductor device, the second section of the trench bottom is arranged deeper in the SiC semiconductor body than the first section of the trench bottom.
- According to at least one embodiment of the semiconductor device, the vertical offset ranges from 10 nm to 100 nm.
- According to at least one embodiment of the semiconductor device, a second section of a bottom of the gate electrode is arranged deeper in the SiC semiconductor body along the vertical direction than a first section of the bottom of the gate electrode.
- According to at least one embodiment of the semiconductor device, the semiconductor device comprises a source region of a second conductivity type between the body region and the first surface. A first portion of the source region is arranged between the first sidewall of the trench and a second portion of the source region, and a bottom of the second portion is arranged deeper in the SiC semiconductor body along the vertical direction than a bottom of the first portion.
- According to at least one embodiment of the semiconductor device, a vertical distance between the bottom of the first portion of the source region and the bottom of the second portion of the source region corresponds to a vertical distance between the first section of the trench bottom and the second section of the trench bottom.
- According to at least one embodiment of the semiconductor device, the shielding structure adjoins the second sidewall at the first surface.
- According to at least one embodiment of the semiconductor device, the semiconductor device comprises a region of the second conductivity type adjoining the second sidewall and the first surface.
- According to at least one embodiment of the semiconductor device, a thickness of a first part of the gate dielectric adjoining the trench bottom is greater than a thickness of a second part of the gate dielectric adjoining the first and second sidewalls.
- According to at least one embodiment of the semiconductor device, the semiconductor device comprises a current spread zone of the second conductivity type and a drift zone of the second conductivity type. The current spread zone is arranged between the body region and the drift zone. The current spread zone may adjoin the body region and the shielding structure. An average net doping concentration of the current spread zone may be greater than an average net doping concentration of the drift zone.
- According to at least one embodiment of the semiconductor device, the SiC semiconductor body is a 4H-SiC semiconductor body, and a sidewall plane of the first sidewall is (11-20).
- According to at least one embodiment of the semiconductor device, the semiconductor device comprises a plurality of transistor cells electrically connected in parallel. Each one of the plurality of transistor cells comprises the trench, the gate dielectric, the gate electrode, and the shielding structure.
- According to at least one embodiment, the method for manufacturing a semiconductor device, comprises the steps of forming a first trench into a SiC semiconductor body from a first surface; forming a shielding structure of a first conductivity type in the SiC semiconductor body by introducing dopants of the first conductivity type through a bottom of the first trench into the SiC semiconductor body; and forming a second trench into the SiC semiconductor body from the first surface. The second trench extends deeper into the SiC semiconductor body than the first trench, and the first trench and the second trench laterally merge one another, thereby setting a second section of a trench bottom of the second trench deeper in the SiC semiconductor body than a first section of the trench bottom of the second trench.
- According to at least one embodiment of the method of manufacturing a semiconductor device, the method further comprises forming a first trench comprises etching the SiC semiconductor body covered by a patterned hard mask.
- According to at least one embodiment of the method of manufacturing a semiconductor device, a depth of the first trench is set to range from 10 nm to 100 nm.
- According to at least one embodiment of the method of manufacturing a semiconductor device, forming the shielding structure comprises introducing dopants of the first conductivity type into the SiC semiconductor body by at least one ion implantation with an ion implantation energy ranging from 1 MeV to 6 MeV.
- According to at least one embodiment of the method of manufacturing a semiconductor device, forming the shielding structure comprises forming a shielding region of the first conductivity type and forming a connection region of the first conductivity type, the connection region being arranged between the shielding region and the first surface, wherein a doping concentration profile of the shielding region along a vertical direction perpendicular to the first surface is set to have a peak, and the peak is set deeper in the SiC semiconductor body than the trench bottom of the second trench.
- According to at least one embodiment of the method of manufacturing a semiconductor device, a vertical distance between the first section of the trench bottom and the peak of the shielding region is set to range from 200 nm to 800 nm.
- According to at least one embodiment of the method of manufacturing a semiconductor device, the method comprises forming a source region before forming a second trench into the SiC semiconductor body, and lining first and second sidewalls and the trench bottom of the second trench with a gate dielectric, and forming a gate electrode in the second trench.
- The method described herein may be used for manufacturing a semiconductor device as described herein. That is to say, all features disclosed in connection with the method may also be disclosed for the semiconductor device and vice versa.
- Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that a variety of alternate and/or equivalent implementations may be substituted for the specific embodiments shown and described without departing from the scope of the present invention. This application is intended to cover any adaptations or variations of the specific embodiments discussed herein. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof.
Claims (21)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102017108738.9 | 2017-04-24 | ||
DE102017108738 | 2017-04-24 | ||
DE102017108738.9A DE102017108738B4 (en) | 2017-04-24 | 2017-04-24 | SiC SEMICONDUCTOR DEVICE WITH AN OFFSET IN A TRENCH BOTTOM AND MANUFACTURING METHOD THEREOF |
Publications (2)
Publication Number | Publication Date |
---|---|
US20180308938A1 true US20180308938A1 (en) | 2018-10-25 |
US10553685B2 US10553685B2 (en) | 2020-02-04 |
Family
ID=63714783
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/959,661 Active US10553685B2 (en) | 2017-04-24 | 2018-04-23 | SiC semiconductor device with offset in trench bottom |
Country Status (4)
Country | Link |
---|---|
US (1) | US10553685B2 (en) |
JP (2) | JP6640904B2 (en) |
CN (1) | CN108735817B (en) |
DE (1) | DE102017108738B4 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111668293A (en) * | 2019-03-07 | 2020-09-15 | 英飞凌科技股份有限公司 | Semiconductor device including trench structure and method of manufacturing |
US20210408279A1 (en) * | 2020-06-24 | 2021-12-30 | Infineon Technologies Ag | Semiconductor device including trench gate structure and buried shielding region and method of manufacturing |
US11251269B2 (en) * | 2018-09-20 | 2022-02-15 | Infineon Technologies Ag | Semiconductor device including trench gate structure and manufacturing method |
US11251296B2 (en) * | 2018-08-02 | 2022-02-15 | Stmicroelectronics S.R.L. | MOSFET device with shielding region and manufacturing method thereof |
WO2022103930A1 (en) * | 2020-11-13 | 2022-05-19 | Wolfspeed, Inc. | Semiconductor power devices having multiple gate trenches and methods of forming such devices |
EP4009375A1 (en) * | 2020-12-03 | 2022-06-08 | Hitachi Energy Switzerland AG | Power semiconductor device and a method for producing a power semiconductor device |
US11552173B2 (en) * | 2019-08-14 | 2023-01-10 | Infineon Technologies Ag | Silicon carbide device with trench gate |
DE102022209808A1 (en) | 2022-09-19 | 2024-03-21 | Robert Bosch Gesellschaft mit beschränkter Haftung | Vertical field effect transistor structure and method of manufacturing a vertical field effect transistor structure |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102014117780B4 (en) | 2014-12-03 | 2018-06-21 | Infineon Technologies Ag | Semiconductor device with a trench electrode and method of manufacture |
DE102014119465B3 (en) | 2014-12-22 | 2016-05-25 | Infineon Technologies Ag | SEMICONDUCTOR DEVICE WITH STRIPULAR TRENCHGATE STRUCTURES, TRANSISTORMESIS AND DIODE MESAS |
DE102018103973B4 (en) | 2018-02-22 | 2020-12-03 | Infineon Technologies Ag | SILICON CARBIDE SEMICONDUCTOR COMPONENT |
DE102019111308A1 (en) | 2018-05-07 | 2019-11-07 | Infineon Technologies Ag | SILICON CARBIDE SEMICONDUCTOR ELEMENT |
DE102018124740A1 (en) | 2018-10-08 | 2020-04-09 | Infineon Technologies Ag | SEMICONDUCTOR COMPONENT WITH A SIC SEMICONDUCTOR BODY AND METHOD FOR PRODUCING A SEMICONDUCTOR COMPONENT |
US10903322B2 (en) | 2018-11-16 | 2021-01-26 | Infineon Technologies Ag | SiC power semiconductor device with integrated body diode |
US10985248B2 (en) | 2018-11-16 | 2021-04-20 | Infineon Technologies Ag | SiC power semiconductor device with integrated Schottky junction |
US10586845B1 (en) | 2018-11-16 | 2020-03-10 | Infineon Technologies Ag | SiC trench transistor device and methods of manufacturing thereof |
EP4009379A1 (en) * | 2020-12-03 | 2022-06-08 | Hitachi Energy Switzerland AG | Power semiconductor device with an insulated trench gate electrode |
WO2023166657A1 (en) * | 2022-03-03 | 2023-09-07 | 三菱電機株式会社 | Semiconductor device and power conversion device |
CN115513299A (en) * | 2022-11-11 | 2022-12-23 | 广东芯粤能半导体有限公司 | Trench transistor and method of forming the same |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6348712B1 (en) * | 1999-10-27 | 2002-02-19 | Siliconix Incorporated | High density trench-gated power MOSFET |
US20040203200A1 (en) * | 1999-05-25 | 2004-10-14 | Advanced Analogic Technologies, Inc. | Trench semiconductor device having gate oxide layer with mulitiple thicknesses and processes of fabricating the same |
US20060281249A1 (en) * | 2005-06-10 | 2006-12-14 | Hamza Yilmaz | Charge balance field effect transistor |
US7355244B2 (en) * | 2001-08-30 | 2008-04-08 | Micron Technology, Inc. | Electrical devices with multi-walled recesses |
US7423318B2 (en) * | 2004-12-03 | 2008-09-09 | Hynix Semiconductor Inc. | Recessed gate structure with stepped profile |
US20090114969A1 (en) * | 2007-11-06 | 2009-05-07 | Denso Corporation | Silicon carbide semiconductor device and related manufacturing method |
US20110018029A1 (en) * | 2009-07-21 | 2011-01-27 | Infineon Technologies Austria Ag | Semiconductor device having a floating semiconductor zone |
US7932554B2 (en) * | 2006-12-28 | 2011-04-26 | Hynix Semiconductor Inc. | Semiconductor device having a modified recess channel gate and a method for fabricating the same |
US20140021484A1 (en) * | 2012-07-19 | 2014-01-23 | Infineon Technologies Ag | Semiconductor Device |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4192281B2 (en) * | 1997-11-28 | 2008-12-10 | 株式会社デンソー | Silicon carbide semiconductor device |
US9293558B2 (en) * | 2012-11-26 | 2016-03-22 | Infineon Technologies Austria Ag | Semiconductor device |
CN104969357B (en) * | 2013-02-05 | 2019-02-01 | 三菱电机株式会社 | Insulated-gate type manufacturing silicon carbide semiconductor device and its manufacturing method |
JP6056623B2 (en) | 2013-04-12 | 2017-01-11 | 三菱電機株式会社 | Semiconductor device and manufacturing method of semiconductor device |
DE102014107325B4 (en) | 2014-05-23 | 2023-08-10 | Infineon Technologies Ag | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE |
US9577073B2 (en) * | 2014-12-11 | 2017-02-21 | Infineon Technologies Ag | Method of forming a silicon-carbide device with a shielded gate |
DE102014119465B3 (en) | 2014-12-22 | 2016-05-25 | Infineon Technologies Ag | SEMICONDUCTOR DEVICE WITH STRIPULAR TRENCHGATE STRUCTURES, TRANSISTORMESIS AND DIODE MESAS |
DE102015215024B4 (en) | 2015-08-06 | 2019-02-21 | Infineon Technologies Ag | Wide bandgap semiconductor device and method of operating a semiconductor device |
-
2017
- 2017-04-24 DE DE102017108738.9A patent/DE102017108738B4/en active Active
-
2018
- 2018-04-23 US US15/959,661 patent/US10553685B2/en active Active
- 2018-04-23 JP JP2018081936A patent/JP6640904B2/en active Active
- 2018-04-24 CN CN201810371838.XA patent/CN108735817B/en active Active
-
2019
- 2019-12-26 JP JP2019237054A patent/JP7132207B2/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040203200A1 (en) * | 1999-05-25 | 2004-10-14 | Advanced Analogic Technologies, Inc. | Trench semiconductor device having gate oxide layer with mulitiple thicknesses and processes of fabricating the same |
US6348712B1 (en) * | 1999-10-27 | 2002-02-19 | Siliconix Incorporated | High density trench-gated power MOSFET |
US7355244B2 (en) * | 2001-08-30 | 2008-04-08 | Micron Technology, Inc. | Electrical devices with multi-walled recesses |
US7423318B2 (en) * | 2004-12-03 | 2008-09-09 | Hynix Semiconductor Inc. | Recessed gate structure with stepped profile |
US20060281249A1 (en) * | 2005-06-10 | 2006-12-14 | Hamza Yilmaz | Charge balance field effect transistor |
US7932554B2 (en) * | 2006-12-28 | 2011-04-26 | Hynix Semiconductor Inc. | Semiconductor device having a modified recess channel gate and a method for fabricating the same |
US20090114969A1 (en) * | 2007-11-06 | 2009-05-07 | Denso Corporation | Silicon carbide semiconductor device and related manufacturing method |
US20110018029A1 (en) * | 2009-07-21 | 2011-01-27 | Infineon Technologies Austria Ag | Semiconductor device having a floating semiconductor zone |
US20140021484A1 (en) * | 2012-07-19 | 2014-01-23 | Infineon Technologies Ag | Semiconductor Device |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220157989A1 (en) * | 2018-08-02 | 2022-05-19 | Stmicroelectronics S.R.L. | Mosfet device with shielding region and manufacturing method thereof |
US11251296B2 (en) * | 2018-08-02 | 2022-02-15 | Stmicroelectronics S.R.L. | MOSFET device with shielding region and manufacturing method thereof |
US11251269B2 (en) * | 2018-09-20 | 2022-02-15 | Infineon Technologies Ag | Semiconductor device including trench gate structure and manufacturing method |
US11929397B2 (en) | 2019-03-07 | 2024-03-12 | Infineon Technologies Ag | Semiconductor device including trench structure and manufacturing method |
CN111668293A (en) * | 2019-03-07 | 2020-09-15 | 英飞凌科技股份有限公司 | Semiconductor device including trench structure and method of manufacturing |
US20230094032A1 (en) * | 2019-08-14 | 2023-03-30 | Infineon Technologies Ag | Method of producing a silicon carbide device with a trench gate |
US11552173B2 (en) * | 2019-08-14 | 2023-01-10 | Infineon Technologies Ag | Silicon carbide device with trench gate |
US11888032B2 (en) * | 2019-08-14 | 2024-01-30 | Infineon Technologies Ag | Method of producing a silicon carbide device with a trench gate |
US20210408279A1 (en) * | 2020-06-24 | 2021-12-30 | Infineon Technologies Ag | Semiconductor device including trench gate structure and buried shielding region and method of manufacturing |
US11961904B2 (en) * | 2020-06-24 | 2024-04-16 | Infineon Technologies Ag | Semiconductor device including trench gate structure and buried shielding region and method of manufacturing |
WO2022103930A1 (en) * | 2020-11-13 | 2022-05-19 | Wolfspeed, Inc. | Semiconductor power devices having multiple gate trenches and methods of forming such devices |
US11664434B2 (en) | 2020-11-13 | 2023-05-30 | Wolfspeed, Inc. | Semiconductor power devices having multiple gate trenches and methods of forming such devices |
EP4009375A1 (en) * | 2020-12-03 | 2022-06-08 | Hitachi Energy Switzerland AG | Power semiconductor device and a method for producing a power semiconductor device |
WO2022117656A1 (en) * | 2020-12-03 | 2022-06-09 | Hitachi Energy Switzerland Ag | Power semiconductor device and a method for producing a power semiconductor device |
DE102022209808A1 (en) | 2022-09-19 | 2024-03-21 | Robert Bosch Gesellschaft mit beschränkter Haftung | Vertical field effect transistor structure and method of manufacturing a vertical field effect transistor structure |
Also Published As
Publication number | Publication date |
---|---|
JP2018186270A (en) | 2018-11-22 |
DE102017108738A1 (en) | 2018-10-25 |
DE102017108738B4 (en) | 2022-01-27 |
JP2020092272A (en) | 2020-06-11 |
CN108735817B (en) | 2023-08-29 |
JP7132207B2 (en) | 2022-09-06 |
JP6640904B2 (en) | 2020-02-05 |
CN108735817A (en) | 2018-11-02 |
US10553685B2 (en) | 2020-02-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10553685B2 (en) | SiC semiconductor device with offset in trench bottom | |
US10714609B2 (en) | Semiconductor device with stripe-shaped trench gate structures, transistor mesas and diode mesas | |
US20210098568A1 (en) | Power semiconductor devices having gate trenches and buried edge terminations and related methods | |
US10355123B2 (en) | Silicon-carbide trench gate MOSFETs and methods of manufacture | |
JP5613995B2 (en) | Silicon carbide semiconductor device and manufacturing method thereof | |
US7705362B2 (en) | Silicon carbide devices with hybrid well regions | |
US10886396B2 (en) | Transistor structures having a deep recessed P+ junction and methods for making same | |
US11600701B2 (en) | Semiconductor component having a SiC semiconductor body | |
US20150108568A1 (en) | Semiconductor structure with high energy dopant implantation | |
US11888032B2 (en) | Method of producing a silicon carbide device with a trench gate | |
US20220085186A1 (en) | Silicon carbide device with trench gate structure | |
US20220085205A1 (en) | Trench bottom shielding methods and approaches for trenched semiconductor device structures | |
CN113838908A (en) | Semiconductor device including trench gate structure and buried shield region and method of manufacture | |
CN114497202A (en) | Field effect transistor device, preparation method thereof and power device | |
US20220246744A1 (en) | Transistor device and method of manufacturing | |
CN111697061B (en) | Semiconductor device having a semiconductor body made of silicon carbide | |
US20230163167A1 (en) | Semiconductor device including a trench gate structure | |
US20240136406A1 (en) | Silicon carbide device with a stripe-shaped trench gate structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SIEMIENIEC, RALF;AICHINGER, THOMAS;ESTEVE, ROMAIN;AND OTHERS;SIGNING DATES FROM 20180424 TO 20190308;REEL/FRAME:048548/0224 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |