US20180301583A1 - Semiconductor device and method of manufacturing the same - Google Patents
Semiconductor device and method of manufacturing the same Download PDFInfo
- Publication number
- US20180301583A1 US20180301583A1 US15/486,844 US201715486844A US2018301583A1 US 20180301583 A1 US20180301583 A1 US 20180301583A1 US 201715486844 A US201715486844 A US 201715486844A US 2018301583 A1 US2018301583 A1 US 2018301583A1
- Authority
- US
- United States
- Prior art keywords
- doped
- well
- region
- buried
- doping type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 41
- 238000004519 manufacturing process Methods 0.000 title claims description 7
- 239000000758 substrate Substances 0.000 claims abstract description 64
- 230000003247 decreasing effect Effects 0.000 claims description 16
- 238000005468 ion implantation Methods 0.000 claims description 16
- 238000000034 method Methods 0.000 claims description 9
- 238000001514 detection method Methods 0.000 description 10
- 239000000969 carrier Substances 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 239000002019 doping agent Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 230000035515 penetration Effects 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910005540 GaP Inorganic materials 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/08—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors
- H01L31/10—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors characterised by potential barriers, e.g. phototransistors
- H01L31/101—Devices sensitive to infrared, visible or ultraviolet radiation
- H01L31/102—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier
- H01L31/107—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier the potential barrier working in avalanche mode, e.g. avalanche photodiodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0352—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
- H01L31/035272—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions characterised by at least one potential jump barrier or surface barrier
- H01L31/03529—Shape of the potential jump barrier or surface barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
Definitions
- Avalanche photodiode has been widely introduced as a highly-sensitive light receiving device.
- the API has a high response speed, the function of an amplifier, high quantum efficiency and a comparatively low operational voltage.
- the API has a shallow junction depth compared to the absorption depth of an electromagnetic wave with long wavelength such as near-infra-red (NIR). Thus, the photo detection probability is much lower for NIR light.
- NIR near-infra-red
- FIG. 1 is a flow chart illustrating a method of manufacturing a semiconductor device according to various aspects of one or more embodiments of the present disclosure.
- FIG. 2A , FIG. 2B , FIG. 2C , FIG. 2D , FIG. 2E , FIG. 2F , FIG. 2G , FIG. 2H , FIG. 2I and FIG. 2J are schematic views at one of various operations of manufacturing a semiconductor device according to one or more embodiments of the present disclosure.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath”, “below”, “lower”, “above”, “upper”, “on” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- first”, “second” and “third” describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms may be only used to distinguish one element, component, region, layer or section from another.
- the terms such as “first”, “second” and “third” when used herein do not imply a sequence or order unless clearly indicated by the context.
- the terms “approximately,” “substantially,” “substantial” and “about” are used to describe and account for small variations. When used in conjunction with an event or circumstance, the terms can refer to instances in which the event or circumstance occurs precisely as well as instances in which the event or circumstance occurs to a close approximation.
- the terms can refer to a range of variation of less than or equal to ⁇ 10% of that numerical value, such as less than or equal to ⁇ 5%, less than or equal to ⁇ 4%, less than or equal to ⁇ 3%, less than or equal to ⁇ 2%, less than or equal to ⁇ 1%, less than or equal to ⁇ 0.5%, less than or equal to ⁇ 0.1%, or less than or equal to ⁇ 0.05%.
- two numerical values can be deemed to be “substantially” the same or equal if a difference between the values is less than or equal to ⁇ 10% of an average of the values, such as less than or equal to ⁇ 5%, less than or equal to ⁇ 4%, less than or equal to ⁇ 3%, less than or equal to ⁇ 2%, less than or equal to ⁇ 1%, less than or equal to ⁇ 0.5%, less than or equal to ⁇ 0.1%, or less than or equal to ⁇ 0.05%.
- substantially parallel can refer to a range of angular variation relative to 0° that is less than or equal to ⁇ 10°, such as less than or equal to ⁇ 5°, less than or equal to less than or equal to ⁇ 3°, less than or equal to ⁇ 2°, less than or equal to ⁇ 1°, less than or equal to ⁇ 0.5°, less than or equal to ⁇ 0.1°, or less than or equal to ⁇ 0.05°.
- substantially perpendicular can refer to a range of angular variation relative to 90° that is less than or equal to ⁇ 10°, such as less than or equal to ⁇ 5°, less than or equal to ⁇ 4°, less than or equal to ⁇ 3°, less than or equal to ⁇ 2°, less than or equal to ⁇ 1°, less than or equal to ⁇ 0.5°, less than or equal to ⁇ 0.1°, or less than or equal to ⁇ 0.05°.
- the semiconductor device may include a photo diode such as a single photon avalanche photo diode.
- the semiconductor device may include a deep multiplication region between a buried doped layer and a doped well.
- the deep multiplication region may be configured to increase collection of photo generated carriers induced by an electromagnetic wave with long wavelength such as near-infra-red (NIR), and thus photo detection probability can be improved.
- NIR near-infra-red
- the doped concentration of the doped well has a decreasing gradient in the depth direction, which is configured to drive the minority carriers such as electrons to the multiplication region, and thus the photo detection probability can be further increased.
- the buried doped layer is an N+ doped layer
- the doped well is a P doped well, which forms an N+/P diode.
- the avalanche is mainly initiated in the P doped well by electrons, which have about two times avalanche probability than the holes, and thus the photo detection probability can be further increased.
- FIG. 1 is a flow chart illustrating a method of manufacturing a semiconductor device according to various aspects of one or more embodiments of the present disclosure.
- the method 100 begins with operation 110 in which a substrate is received.
- the substrate may include a semiconductor substrate a substrate having a first doping type.
- the method proceeds with operation 120 in which a buried doped layer is formed over the substrate.
- the buried doped layer has a second doping type opposite to the first doping type.
- the buried doped layer may be buried in the substrate, and exposed from a surface of the substrate.
- the method proceeds with operation 130 in which a first doped well is formed over the buried doped layer.
- the first doped well has the first doping type, an interface between the buried doped layer and the first doped well forms a P ⁇ N junction, and a profile of a doped concentration of the first doped well is decreasing in a depth direction.
- the method 100 is merely an example, and is not intended to limit the present disclosure beyond what is explicitly recited in the claims. Additional operations can be provided before, during, and after the method 100 , and some operations described can be replaced, eliminated, or moved around for additional embodiments of the method.
- FIG. 2A , FIG. 2B , FIG. 2C , FIG. 2D , FIG. 2E , FIG. 2F , FIG. 2G , FIG. 2H , FIG. 2I and FIG. 2J are schematic views at one of various operations of manufacturing a semiconductor device according to one or more embodiments of the present disclosure.
- a substrate 10 is received.
- the substrate 10 includes a semiconductor substrate.
- the material of the substrate 10 may include elementary semiconductor such as silicon or germanium; a compound semiconductor such as silicon germanium, silicon carbide, gallium arsenic, gallium phosphide, indium phosphide or indium arsenide; or combinations thereof.
- the substrate 10 may include silicon-on-insulator (SOI) substrate, a germanium-on-insulator (GOI) substrate, or the like.
- the substrate 10 includes a surface 10 A.
- the substrate 10 has a first doping type.
- she first doping type is P type, but not limited thereto.
- the substrate 10 may be lightly doped with P-type dopants such as Boron or the like.
- the substrate 10 may be doped e.g., by ion implantation, but not limited thereto.
- the doped concentration of the substrate 10 may be substantially ranging from about 10 15 atoms/cm 3 to about 10 16 atoms/cm 3 , but not limited thereto.
- a buried doped layer 12 is formed over the substrate 10 .
- the buried doped layer 12 has a second doping type opposite to the first doping type.
- the first doping type is P type
- the second doping type is N type, but not limited thereto.
- the first doping type may be N type
- the second doping type may be P type.
- the buried doped layer 12 is buried in the substrate 10 , and exposed from the surface 10 A of the substrate 10 .
- the buried doped layer 12 may be heavily doped with N type dopants such as Phosphorous, Arsenic or the like.
- the buried doped layer 12 may be doped e.g., by ion implantation, but not limited thereto.
- the doped concentration of the buried doped layer 12 is higher than the doped concentration of the substrate 10 .
- the doped concentration of the buried doped layer 12 may be substantially ranging from about 10 18 atoms/cm 3 to about 10 19 atoms/cm 3 , but not limited thereto.
- the thickness of the buried doped layer 12 is substantially ranging from about 1 micrometer to about 8 micrometers, or substantially ranging from about 3 micrometers to about 8 micrometers, but not limited thereto.
- a semiconductive layer 14 is formed over the substrate 10 and the buried doped layer 12 .
- the semiconductive layer 14 includes an epitaxial semiconductive layer epitaxially grown on the substrate 10 and the buried doped layer 12 , but not limited thereto.
- the semiconductive layer 14 includes an epitaxial silicon layer.
- the thickness of the semiconductive layer 14 is substantially larger than or equal to about 3 micrometers, larger than or equal to about 4 micrometers, or larger than or equal to about 5 micrometers.
- the thickness of the semiconductive layer 14 is substantially ranging from about 3 micrometers to about 8 micrometers, or substantially ranging from about 5 micrometers to about 8 micrometers, but not limited thereto.
- isolation structures 16 such as shallow trench isolations (STIs) or the like may be formed in the semiconductive layer 14 .
- a second doped well 18 may be formed over the buried doped layer 12 .
- the second doped well 18 may he formed over at least two opposite edges of the buried doped layer 12 .
- the second doped well 18 may be formed over a perimeter of the buried doped layer 12 .
- the second doped well 18 has the second doping type, and the doped concentration of the second doped well 18 is lower than the doped concentration of the buried doped layer 12 .
- the doped concentration of the second doped well 18 may be substantially ranging from about 10 16 atoms/cm 3 to about 10 17 atoms/cm 3 , but not limited thereto.
- the second doped well 18 may be formed in the semiconductive layer 14 e.g., by ion implantation, but not limited thereto.
- a third doped well 20 may be formed over the substrate 10 and alongside the second doped well 18 .
- the third doped well 20 has the first doping type, and the doped concentration of the third doped well 20 is higher than the doped concentration of the substrate 10 .
- the doped concentration of the third doped well 20 may be substantially ranging from about 10 16 atoms/cm 3 to about 10 17 atoms/cm 3 , but not limited thereto.
- the third doped well 20 may be formed in the semiconductive layer 14 e.g., by ion implantation, but not limited thereto.
- a first doped well 22 may be formed over the buried doped layer 12 .
- the first doped well 22 has the first doping type, which is opposite to the second doping type of the buried doped layer 12 .
- the interface between the buried doped layer 12 and the first doped well 22 forms a P ⁇ N junction.
- the P ⁇ N junction forms a multiplication region 23 proximal to the interface between the buried doped layer 12 and the first doped well 22 .
- the depth of the multiplication region 23 is substantially larger than or equal to about 3 micrometers, larger than or equal to about 4 micrometers, or larger than or equal to about 5 micrometers.
- the depth of the multiplication region 23 is substantially ranging from about 3 micrometers to about 8 micrometers, or substantially ranging from about 5 micrometers to about 8 micrometers but not limited thereto.
- the doped concentration of the first doped well 22 is higher than the doped concentration of the substrate 10 .
- the profile of the doped concentration of the first doped well 22 is decreasing in a depth direction Z, i.e., a portion of the first doped well 22 proximal to the buried doped layer 12 has a lower doped concentration, and a portion of the first doped well 22 distal to the buried doped layer 12 has a higher doped concentration.
- the profile of the doped concentration of the first doped well 22 is monotonically decreasing.
- the doped concentration of the first doped well 22 is decreasing in a continuous manner.
- the doped concentration of the first doped well 22 is decreasing in a multi-stage manner.
- the doped concentration of the first doped well 22 may be substantially ranging from about 10 16 atoms/cm 3 to about 10 19 atoms/cm 3 , substantially ranging from about 10 17 atoms/cm 3 to about 10 19 atoms/cm 3 , or substantially ranging from about 10 16 atoms/cm 3 to about 10 18 atoms/cm 3 , but not limited thereto.
- the first doped well 22 may include several doped sub-regions having different doped concentrations located at different depths. By way of examples, a first doped sub-region 221 of the first doped well 22 having a lower doped concentration is located proximal to the buried doped layer 12 .
- a third doped sub-region 223 of the first doped well 22 having a higher doped concentration is located distal to the buried doped layer 12 .
- a second doped sub-region 222 of the first doped well 22 having a medium doped concentration is located between the first doped sub-region 221 and the third doped sub-region 223 .
- the first doped well 22 having the first doped sub-region 221 , the second doped sub-region 222 and the third doped sub-region 223 may be formed e.g., by performing several ion implantations using different parameters such as different ion implantation energies and different dosage amounts.
- the first doped sub-region 221 may be formed by an ion implantation using higher implantation energy and lower dosage amount
- the second doped sub-region 222 may be formed by an ion implantation using medium implantation energy and medium dosage amount
- the third doped sub-region 223 may be formed by an ion implantation using lower implantation energy and higher dosage amount.
- the doped concentration of the first doped sub-region 221 may be substantially ranging from about 10 16 atoms/cm 3 to about 10 17 atoms/cm 3
- the doped concentration of the second doped sub-region 222 may be substantially ranging from about 10 17 atoms/cm' to about 10 18 atoms/cm 3
- the doped concentration of the third doped sub-region 223 may be substantially ranging from about 10 18 atoms/cm 3 to about 10 19 atoms/cm 3 , but not limited thereto.
- a guard ring doped region 24 may be formed between the first doped well 22 and the second doped well 18 .
- the guard ring doped region 24 may be formed between an upper portion of the first doped well 22 and the second doped well 18 .
- the guard ring doped region 24 may be formed between the third doped sub-region 223 and the second doped well 18 .
- the depth of the guard ring region 28 may be extended downward to further dispose between the second doped sub-region 222 and the second doped well 18 , or further dispose between the first doped sub-region 221 and the second doped well 18 .
- the guard ring doped region 24 has the first doping type.
- the guard ring doped region 24 may be formed in the semiconductive layer 14 e.g., by ion implantation, but not limited thereto. In some embodiments, the doped concentration of the guard ring doped region 24 is lower than the doped concentration of the first doped well 22 . In some embodiments, the doped concentration of the guard ring doped region 24 may be substantially ranging from about 10 16 atoms/cm 3 to about 10 17 atoms/cm 3 , but not limited thereto.
- a first contact doped region 26 may be formed over the first doped well 22 .
- the first contact doped region 26 has the first doping type.
- the first contact doped region 26 may be formed in an upper portion of the first doped well 22 e.g., by ion implantation, but not limited thereto.
- the doped concentration of the first contact doped region 26 is higher than the doped concentration of the first doped well 22 and the doped concentration of the guard ring doped region 24 .
- the doped concentration of the first contact doped region 26 may be substantially ranging from about 10 19 atoms/cm 3 to about 10 21 atoms/cm 3 , but not limited thereto.
- a second contact doped region 28 is formed over the second doped well 18 .
- the second contact doped region 28 has the second doping type.
- the second contact doped region 28 may be formed in an upper portion of the second doped well 18 e.g., by ion implantation, but not limited thereto.
- the doped concentration of the second contact doped region 28 is higher than the doped concentration of the second doped well 18 .
- the doped concentration of the second contact doped region 28 may be substantially ranging from about 10 19 atoms/cm 3 to about 10 21 atoms/cm 3 . but not limited thereto.
- a third contact doped region 30 is formed over the third doped well 20 .
- the third contact doped region 30 has the first doping type.
- the third contact doped region 30 may be formed in an upper portion of the third doped well 20 e.g., by ion implantation, but not limited thereto.
- the third contact doped region 30 and the first contact doped region 26 may be formed simultaneously, e.g. by the same ion implantation, but not limited thereto.
- the doped concentration of the third contact doped region 30 is higher than the doped concentration of the third doped well 20 .
- the doped concentration of the third contact doped region 30 may be substantially ranging from about 10 19 atoms/cm 3 to about 10 21 atoms/cm 3 , but not limited thereto.
- a metal interconnection structure 40 may be formed over the semiconductive layer 14 .
- the metal interconnection structure 40 may include a first dielectric layer 42 , conductive vias 44 , first conductive wires 46 , a second dielectric layer 48 , second conductive wires 50 and a passivation layer 52 .
- the first dielectric layer 42 is formed over the semiconductive layer 14 , and at least partially exposes the first contact doped region 26 , the second contact doped region 28 and the third contact doped region 30 .
- the conductive vias 44 are through the first dielectric layer 42 , and electrically connected to the first contact doped region 26 , the second contact doped region 28 and the third contact doped region 30 , respectively.
- the first conductive wires 46 are formed over the first dielectric layer 42 , and electrically connected to the conductive vias 44 , respectively.
- the second dielectric layer 48 is formed over the first dielectric layer 42 and the first conductive wires 46 .
- the second conductive wires 50 are formed over the second dielectric layer 48 .
- the second conductive wires 50 are electrically connected to the first conductive wires 46 .
- a passivation layer 52 is formed over the second dielectric layer 48 and the second conductive wires 50 .
- FIG. 2J is a schematic cross-sectional view illustrating a semiconductor device 1 according to one or more embodiments of the present disclosure.
- the semiconductor device 1 may include a photo diode such as an avalanche photo diode.
- the avalanche photo diode may include a single photon avalanche photo diode.
- the semiconductor device 1 of some embodiments may include a substrate 10 , a buried doped layer 12 , a first doped well 22 and a first contact doped region 26 .
- the buried doped layer 12 is in the substrate 10 and exposed from the surface 10 A of the substrate 10 .
- the first doped well 22 is disposed over the buried doped layer 12 .
- the first doped well 22 and the buried doped layer 12 have opposite doping types and are in contact with each other, forming a P ⁇ N junction there between.
- a photo diode is formed with a multiplication region 23 located proximal to the interface between the buried doped layer 12 and the first doped well 18 .
- the first contact doped region 26 is disposed over the first doped well 22 .
- the first contact doped region 26 has the same doping type as the first doped well 22 , and a higher doped concentration.
- the first contact doped region 26 is configured as an anode of the photo diode.
- the semiconductor device 1 may further include a second doped well 18 and a second contact doped region 28 .
- the second doped well 18 is disposed over the buried doped layer 12 and alongside the first doped well 22 .
- the second contact doped region 28 is disposed over the second doped well 18 .
- the second contact doped region 28 and the second doped well 18 have the same doping type as the buried doped layer 12 .
- the second contact doped region 28 may be configured as a cathode of the photo diode.
- the semiconductor device 1 may further include a guard ring doped region 24 disposed between the first doped well 22 and the second doped well 18 .
- the guard ring doped region 24 has the same doping type as the first doped well 22 and a lower doped concentration than the first doped well 22 .
- the guard ring doped region 24 is configured to increase edge breakdown voltage of the photo diode.
- the guard ring doped region 24 is configured to reduce noise signals.
- the semiconductor device 1 may further include a third doped well 20 and a third contact doped region 30 .
- the third doped well 20 is disposed over the substrate 10 and alongside the second doped well 18 .
- the third contact doped region 30 is disposed over the third doped well 20 .
- the third contact doped region 30 and the third doped well 20 have the same doping type as substrate 10 .
- the third contact doped region 30 may be configured as an electrical terminal of the substrate 10 .
- the substrate 10 may be grounded through the third contact doped region 30 .
- the multiplication region 23 of the photodiode is proximal to the P ⁇ N junction between the buried doped layer 12 and the first doped well 22 .
- the depth of the multiplication region 23 is substantially larger than or equal to about 3 micrometers, larger than or equal to about 4 micrometers, larger than or equal to about 5 micrometers, or ranging from about 3 micrometers to about 8 micrometers.
- the penetration depth into the substrate 10 such as a silicon substrate is about 60 micrometers.
- the deep P ⁇ N junction is closer to a penetration depth of long wavelength incident electromagnetic wave, and thus is able to increase collection of photo generated carriers.
- the multiplication region 23 proximal to the P ⁇ N junction between the buried doped layer 12 and the first doped well 22 therefore is able to increase photo detection probability for long wavelength incident electromagnetic wave such as NIR or the like.
- the doped concentration of the first doped well 22 has a decreasing gradient in the depth direction Z. The decreasing doped concentration is configured to drive the minority carriers such as electrons to the multiplication region 23 , and thus the photo detection probability can be further increased.
- the buried doped layer 12 is an N+ doped layer
- the first doped well 22 is a P doped well, which forms an N+/P diode. Accordingly, the avalanche is mainly initiated in the P type first doped well 22 by electrons, rather than holes. The electrons have about two times avalanche probability than the holes, and thus the photo detection probability can be further increased.
- the semiconductor device may include a deep multiplication region between a buried doped layer and a doped well, which is configured to increase collection of photo generated carriers, and thus photo detection probability can be improved.
- the doped concentration of the doped well has a decreasing gradient in the depth direction, which is configured to drive the minority carriers such as electrons to the multiplication region, and thus the photo detection probability can be further increased.
- the avalanche is mainly initiated by electrons, which have about two times avalanche probability than the holes, and thus the photo detection probability can he further increased.
- a semiconductor device in one exemplary aspect, includes a substrate, a buried doped layer, a first doped well, a multiplication region and a first contact doped region.
- the substrate has a first doping type, wherein the substrate includes a surface.
- the buried doped layer is in the substrate and exposed from the surface of the substrate, wherein the buried doped layer has a second doping type opposite to the first doping type.
- the first doped well is over the buried doped layer, wherein the first doped well has the first doping type.
- the multiplication region is proximal to an interface between the buried doped layer and the first doped well.
- the first contact doped region is over the first doped well, wherein the first contact doped region has the first doping type and a doped concentration higher than a doped concentration of the first doped well,
- a semiconductor device in another aspect, includes a substrate, a buried doped layer and a first doped well.
- the substrate has a first doping type.
- the buried doped layer is over the substrate, wherein the buried doped layer has a second doping type opposite to the first doping type.
- the first doped well is over the buried doped layer, wherein the first doped well has the first doping type, an interface between the buried doped layer and the first doped well forms a P ⁇ N junction, and a profile of the doped concentration of the first doped well is decreasing in a depth direction.
- a method for manufacturing a semiconductor device is provided.
- a substrate having a first doping type is received.
- a — buried doped layer is formed over the substrate.
- the buried doped layer has a second doping type opposite to the first doping type.
- a first doped well is formed over the buried doped layer.
- the first doped well has the first doping type, an interface between the buried doped layer and the first doped well forms a P ⁇ N junction, and a profile of a doped concentration of the first doped well is decreasing in a depth direction.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Electromagnetism (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Solid State Image Pick-Up Elements (AREA)
Abstract
A semiconductor device includes a substrate, a buried doped layer, a first doped well, a multiplication region and a first contact doped region. The substrate has a first doping type, wherein the substrate includes a surface. The buried doped layer is in the substrate and exposed from the surface of the substrate, wherein the buried doped layer has a second doping type opposite to the first doping type. The first doped well is over the buried doped layer, wherein the first doped well has the first doping type. The multiplication region is proximal to an interface between the buried doped layer and the first doped well. The first contact doped region is over the first doped well, wherein the first contact doped region has the first doping type and a doped concentration higher than a doped concentration of the first doped well.
Description
- Avalanche photodiode (APD) has been widely introduced as a highly-sensitive light receiving device. The API) has a high response speed, the function of an amplifier, high quantum efficiency and a comparatively low operational voltage. The API) has a shallow junction depth compared to the absorption depth of an electromagnetic wave with long wavelength such as near-infra-red (NIR). Thus, the photo detection probability is much lower for NIR light.
- Aspects of the embodiments of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various structures are not drawn to scale. In fact, the dimensions of the various structures may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 is a flow chart illustrating a method of manufacturing a semiconductor device according to various aspects of one or more embodiments of the present disclosure. -
FIG. 2A ,FIG. 2B ,FIG. 2C ,FIG. 2D ,FIG. 2E ,FIG. 2F ,FIG. 2G ,FIG. 2H ,FIG. 2I andFIG. 2J are schematic views at one of various operations of manufacturing a semiconductor device according to one or more embodiments of the present disclosure. - The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of elements and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “beneath”, “below”, “lower”, “above”, “upper”, “on” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- As used herein, the terms such as “first”, “second” and “third” describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms may be only used to distinguish one element, component, region, layer or section from another. The terms such as “first”, “second” and “third” when used herein do not imply a sequence or order unless clearly indicated by the context.
- As used herein, the terms “approximately,” “substantially,” “substantial” and “about” are used to describe and account for small variations. When used in conjunction with an event or circumstance, the terms can refer to instances in which the event or circumstance occurs precisely as well as instances in which the event or circumstance occurs to a close approximation. For example, when used in conjunction with a numerical value, the terms can refer to a range of variation of less than or equal to ±10% of that numerical value, such as less than or equal to ±5%, less than or equal to ±4%, less than or equal to ±3%, less than or equal to ±2%, less than or equal to ±1%, less than or equal to ±0.5%, less than or equal to ±0.1%, or less than or equal to ±0.05%. For example, two numerical values can be deemed to be “substantially” the same or equal if a difference between the values is less than or equal to ±10% of an average of the values, such as less than or equal to ±5%, less than or equal to ±4%, less than or equal to ±3%, less than or equal to ±2%, less than or equal to ±1%, less than or equal to ±0.5%, less than or equal to ±0.1%, or less than or equal to ±0.05%. For example, “substantially” parallel can refer to a range of angular variation relative to 0° that is less than or equal to ±10°, such as less than or equal to ±5°, less than or equal to less than or equal to ±3°, less than or equal to ±2°, less than or equal to ±1°, less than or equal to ±0.5°, less than or equal to ±0.1°, or less than or equal to ±0.05°. For example, “substantially” perpendicular can refer to a range of angular variation relative to 90° that is less than or equal to ±10°, such as less than or equal to ±5°, less than or equal to ±4°, less than or equal to ±3°, less than or equal to ±2°, less than or equal to ±1°, less than or equal to ±0.5°, less than or equal to ±0.1°, or less than or equal to ±0.05°.
- In one or more embodiments of the present disclosure, the semiconductor device may include a photo diode such as a single photon avalanche photo diode. The semiconductor device may include a deep multiplication region between a buried doped layer and a doped well. The deep multiplication region may be configured to increase collection of photo generated carriers induced by an electromagnetic wave with long wavelength such as near-infra-red (NIR), and thus photo detection probability can be improved. In one or more embodiments of the present disclosure, the doped concentration of the doped well has a decreasing gradient in the depth direction, which is configured to drive the minority carriers such as electrons to the multiplication region, and thus the photo detection probability can be further increased. In one or more embodiments of the present disclosure, the buried doped layer is an N+ doped layer, while the doped well is a P doped well, which forms an N+/P diode. The avalanche is mainly initiated in the P doped well by electrons, which have about two times avalanche probability than the holes, and thus the photo detection probability can be further increased.
-
FIG. 1 is a flow chart illustrating a method of manufacturing a semiconductor device according to various aspects of one or more embodiments of the present disclosure. Themethod 100 begins withoperation 110 in which a substrate is received. In some embodiments, the substrate may include a semiconductor substrate a substrate having a first doping type. The method proceeds withoperation 120 in which a buried doped layer is formed over the substrate. The buried doped layer has a second doping type opposite to the first doping type. In some embodiments, the buried doped layer may be buried in the substrate, and exposed from a surface of the substrate. The method proceeds withoperation 130 in which a first doped well is formed over the buried doped layer. In some embodiments, the first doped well has the first doping type, an interface between the buried doped layer and the first doped well forms a P−N junction, and a profile of a doped concentration of the first doped well is decreasing in a depth direction. - The
method 100 is merely an example, and is not intended to limit the present disclosure beyond what is explicitly recited in the claims. Additional operations can be provided before, during, and after themethod 100, and some operations described can be replaced, eliminated, or moved around for additional embodiments of the method. -
FIG. 2A ,FIG. 2B ,FIG. 2C ,FIG. 2D ,FIG. 2E ,FIG. 2F ,FIG. 2G ,FIG. 2H ,FIG. 2I andFIG. 2J are schematic views at one of various operations of manufacturing a semiconductor device according to one or more embodiments of the present disclosure. As depicted inFIG. 2A , asubstrate 10 is received. In some embodiments, thesubstrate 10 includes a semiconductor substrate. By way of example, the material of thesubstrate 10 may include elementary semiconductor such as silicon or germanium; a compound semiconductor such as silicon germanium, silicon carbide, gallium arsenic, gallium phosphide, indium phosphide or indium arsenide; or combinations thereof. In some embodiments, thesubstrate 10 may include silicon-on-insulator (SOI) substrate, a germanium-on-insulator (GOI) substrate, or the like. Thesubstrate 10 includes asurface 10A. In some embodiments, thesubstrate 10 has a first doping type. In some embodiments, she first doping type is P type, but not limited thereto. In some embodiments, thesubstrate 10 may be lightly doped with P-type dopants such as Boron or the like. In some embodiments, thesubstrate 10 may be doped e.g., by ion implantation, but not limited thereto. In some embodiments, the doped concentration of thesubstrate 10 may be substantially ranging from about 1015 atoms/cm3 to about 1016 atoms/cm3, but not limited thereto. - As depicted in
FIG. 2B , a buried dopedlayer 12 is formed over thesubstrate 10. In some embodiments, the buried dopedlayer 12 has a second doping type opposite to the first doping type. By way of examples, the first doping type is P type, and the second doping type is N type, but not limited thereto. In some alternative embodiments, the first doping type may be N type, and the second doping type may be P type. In some embodiments, the buried dopedlayer 12 is buried in thesubstrate 10, and exposed from thesurface 10A of thesubstrate 10. In some embodiments, the buried dopedlayer 12 may be heavily doped with N type dopants such as Phosphorous, Arsenic or the like. In sonic embodiments, the buried dopedlayer 12 may be doped e.g., by ion implantation, but not limited thereto. The doped concentration of the buried dopedlayer 12 is higher than the doped concentration of thesubstrate 10. In some embodiments, the doped concentration of the buried dopedlayer 12 may be substantially ranging from about 1018 atoms/cm3 to about 1019 atoms/cm3, but not limited thereto. In sonic embodiments, the thickness of the buried dopedlayer 12 is substantially ranging from about 1 micrometer to about 8 micrometers, or substantially ranging from about 3 micrometers to about 8 micrometers, but not limited thereto. - As depicted in
FIG. 2C , asemiconductive layer 14 is formed over thesubstrate 10 and the buried dopedlayer 12. In some embodiments, thesemiconductive layer 14 includes an epitaxial semiconductive layer epitaxially grown on thesubstrate 10 and the buried dopedlayer 12, but not limited thereto. In some embodiments, thesemiconductive layer 14 includes an epitaxial silicon layer. In some embodiments, the thickness of thesemiconductive layer 14 is substantially larger than or equal to about 3 micrometers, larger than or equal to about 4 micrometers, or larger than or equal to about 5 micrometers. In some embodiments, the thickness of thesemiconductive layer 14 is substantially ranging from about 3 micrometers to about 8 micrometers, or substantially ranging from about 5 micrometers to about 8 micrometers, but not limited thereto. - As depicted in
FIG. 2D ,isolation structures 16 such as shallow trench isolations (STIs) or the like may be formed in thesemiconductive layer 14. As depicted inFIG. 2E , a second doped well 18 may be formed over the buried dopedlayer 12. In some embodiments, the second doped well 18 may he formed over at least two opposite edges of the buried dopedlayer 12. In some embodiments, the second doped well 18 may be formed over a perimeter of the buried dopedlayer 12. In some embodiments, the second doped well 18 has the second doping type, and the doped concentration of the second doped well 18 is lower than the doped concentration of the buried dopedlayer 12. In some embodiments, the doped concentration of the second doped well 18 may be substantially ranging from about 1016 atoms/cm3 to about 1017 atoms/cm3, but not limited thereto. In some embodiments, the second doped well 18 may be formed in thesemiconductive layer 14 e.g., by ion implantation, but not limited thereto. - As depicted in
FIG. 2F , a third doped well 20 may be formed over thesubstrate 10 and alongside the second doped well 18. In some embodiments, the third doped well 20 has the first doping type, and the doped concentration of the third doped well 20 is higher than the doped concentration of thesubstrate 10. In some embodiments, the doped concentration of the third doped well 20 may be substantially ranging from about 1016 atoms/cm3 to about 1017 atoms/cm3, but not limited thereto. In some embodiments, the third doped well 20 may be formed in thesemiconductive layer 14 e.g., by ion implantation, but not limited thereto. - As depicted in
FIG. 2G , a first doped well 22 may be formed over the buried dopedlayer 12. In some embodiments, the first doped well 22 has the first doping type, which is opposite to the second doping type of the buried dopedlayer 12. The interface between the buried dopedlayer 12 and the first doped well 22 forms a P−N junction. In some embodiments, the P−N junction forms amultiplication region 23 proximal to the interface between the buried dopedlayer 12 and the first doped well 22. In some embodiments, the depth of themultiplication region 23 is substantially larger than or equal to about 3 micrometers, larger than or equal to about 4 micrometers, or larger than or equal to about 5 micrometers. In some embodiments, the depth of themultiplication region 23 is substantially ranging from about 3 micrometers to about 8 micrometers, or substantially ranging from about 5 micrometers to about 8 micrometers but not limited thereto. - In some embodiments, the doped concentration of the first doped well 22 is higher than the doped concentration of the
substrate 10. In some embodiments, the profile of the doped concentration of the first doped well 22 is decreasing in a depth direction Z, i.e., a portion of the first doped well 22 proximal to the buried dopedlayer 12 has a lower doped concentration, and a portion of the first doped well 22 distal to the buried dopedlayer 12 has a higher doped concentration. In some embodiments, the profile of the doped concentration of the first doped well 22 is monotonically decreasing. In some embodiments, the doped concentration of the first doped well 22 is decreasing in a continuous manner. In some embodiments, the doped concentration of the first doped well 22 is decreasing in a multi-stage manner. - In some embodiments, the doped concentration of the first doped well 22 may be substantially ranging from about 1016 atoms/cm3 to about 1019 atoms/cm3, substantially ranging from about 1017 atoms/cm3 to about 1019 atoms/cm3, or substantially ranging from about 1016 atoms/cm3 to about 1018 atoms/cm3, but not limited thereto. In some embodiments, the first doped well 22 may include several doped sub-regions having different doped concentrations located at different depths. By way of examples, a first
doped sub-region 221 of the first doped well 22 having a lower doped concentration is located proximal to the buried dopedlayer 12. A thirddoped sub-region 223 of the first doped well 22 having a higher doped concentration is located distal to the buried dopedlayer 12. A seconddoped sub-region 222 of the first doped well 22 having a medium doped concentration is located between the firstdoped sub-region 221 and the thirddoped sub-region 223. In some embodiments, the first doped well 22 having the firstdoped sub-region 221, the seconddoped sub-region 222 and the thirddoped sub-region 223 may be formed e.g., by performing several ion implantations using different parameters such as different ion implantation energies and different dosage amounts. By way of examples, the firstdoped sub-region 221 may be formed by an ion implantation using higher implantation energy and lower dosage amount, the seconddoped sub-region 222 may be formed by an ion implantation using medium implantation energy and medium dosage amount, and the thirddoped sub-region 223 may be formed by an ion implantation using lower implantation energy and higher dosage amount. In sonic embodiments, the doped concentration of the firstdoped sub-region 221 may be substantially ranging from about 1016 atoms/cm3 to about 1017 atoms/cm3, the doped concentration of the seconddoped sub-region 222 may be substantially ranging from about 1017 atoms/cm' to about 1018 atoms/cm3, and the doped concentration of the thirddoped sub-region 223 may be substantially ranging from about 1018 atoms/cm3 to about 1019 atoms/cm3, but not limited thereto. - As depicted in
FIG. 2H , a guard ring dopedregion 24 may be formed between the first doped well 22 and the second doped well 18. In some embodiments, the guard ring dopedregion 24 may be formed between an upper portion of the first doped well 22 and the second doped well 18. In some embodiments, the guard ring dopedregion 24 may be formed between the thirddoped sub-region 223 and the second doped well 18. In some embodiments, the depth of theguard ring region 28 may be extended downward to further dispose between the seconddoped sub-region 222 and the second doped well 18, or further dispose between the firstdoped sub-region 221 and the second doped well 18. In some embodiments, the guard ring dopedregion 24 has the first doping type. In some embodiments, the guard ring dopedregion 24 may be formed in thesemiconductive layer 14 e.g., by ion implantation, but not limited thereto. In some embodiments, the doped concentration of the guard ring dopedregion 24 is lower than the doped concentration of the first doped well 22. In some embodiments, the doped concentration of the guard ring dopedregion 24 may be substantially ranging from about 1016atoms/cm3 to about 1017atoms/cm3, but not limited thereto. - As depicted in
FIG. 21 , a first contact dopedregion 26 may be formed over the first doped well 22. In sonic embodiments, the first contact dopedregion 26 has the first doping type. In some embodiments, the first contact dopedregion 26 may be formed in an upper portion of the first doped well 22 e.g., by ion implantation, but not limited thereto. In some embodiments, the doped concentration of the first contact dopedregion 26 is higher than the doped concentration of the first doped well 22 and the doped concentration of the guard ring dopedregion 24. In some embodiments, the doped concentration of the first contact dopedregion 26 may be substantially ranging from about 1019 atoms/cm3 to about 1021 atoms/cm3, but not limited thereto. - In some embodiments, a second contact doped
region 28 is formed over the second doped well 18. In some embodiments, the second contact dopedregion 28 has the second doping type. In some embodiments, the second contact dopedregion 28 may be formed in an upper portion of the second doped well 18 e.g., by ion implantation, but not limited thereto. In some embodiments, the doped concentration of the second contact dopedregion 28 is higher than the doped concentration of the second doped well 18. In some embodiments, the doped concentration of the second contact dopedregion 28 may be substantially ranging from about 1019 atoms/cm3 to about 1021 atoms/cm3. but not limited thereto. - In sonic embodiments, a third contact doped
region 30 is formed over the third doped well 20. In some embodiments, the third contact dopedregion 30 has the first doping type. In some embodiments, the third contact dopedregion 30 may be formed in an upper portion of the third doped well 20 e.g., by ion implantation, but not limited thereto. In some embodiments, the third contact dopedregion 30 and the first contact dopedregion 26 may be formed simultaneously, e.g. by the same ion implantation, but not limited thereto. In some embodiments, the doped concentration of the third contact dopedregion 30 is higher than the doped concentration of the third doped well 20. In some embodiments, the doped concentration of the third contact dopedregion 30 may be substantially ranging from about 1019 atoms/cm3 to about 1021 atoms/cm3, but not limited thereto. - As depicted in
FIG. 2J , ametal interconnection structure 40 may be formed over thesemiconductive layer 14. In some embodiments, themetal interconnection structure 40 may include afirst dielectric layer 42,conductive vias 44, firstconductive wires 46, asecond dielectric layer 48, secondconductive wires 50 and apassivation layer 52. In some embodiments, thefirst dielectric layer 42 is formed over thesemiconductive layer 14, and at least partially exposes the first contact dopedregion 26, the second contact dopedregion 28 and the third contact dopedregion 30. In some embodiments, theconductive vias 44 are through thefirst dielectric layer 42, and electrically connected to the first contact dopedregion 26, the second contact dopedregion 28 and the third contact dopedregion 30, respectively. In some embodiments, the firstconductive wires 46 are formed over thefirst dielectric layer 42, and electrically connected to theconductive vias 44, respectively. In sonic embodiments, thesecond dielectric layer 48 is formed over thefirst dielectric layer 42 and the firstconductive wires 46. In some embodiments, the secondconductive wires 50 are formed over thesecond dielectric layer 48. In some embodiments, the secondconductive wires 50 are electrically connected to the firstconductive wires 46. In some embodiments, apassivation layer 52 is formed over thesecond dielectric layer 48 and the secondconductive wires 50. -
FIG. 2J is a schematic cross-sectional view illustrating asemiconductor device 1 according to one or more embodiments of the present disclosure. In some embodiments, thesemiconductor device 1 may include a photo diode such as an avalanche photo diode. In some embodiments, the avalanche photo diode may include a single photon avalanche photo diode. As shown inFIG. 2J , thesemiconductor device 1 of some embodiments may include asubstrate 10, a buried dopedlayer 12, a first doped well 22 and a first contact dopedregion 26. In some embodiments, the buried dopedlayer 12 is in thesubstrate 10 and exposed from thesurface 10A of thesubstrate 10. The first doped well 22 is disposed over the buried dopedlayer 12. In some embodiments, the first doped well 22 and the buried dopedlayer 12 have opposite doping types and are in contact with each other, forming a P−N junction there between. Accordingly, a photo diode is formed with amultiplication region 23 located proximal to the interface between the buried dopedlayer 12 and the first doped well 18. The first contact dopedregion 26 is disposed over the first doped well 22. The first contact dopedregion 26 has the same doping type as the first doped well 22, and a higher doped concentration. In some embodiments, the first contact dopedregion 26 is configured as an anode of the photo diode. - In some embodiments, the
semiconductor device 1 may further include a second doped well 18 and a second contact dopedregion 28. In some embodiments, the second doped well 18 is disposed over the buried dopedlayer 12 and alongside the first doped well 22. In some embodiments, the second contact dopedregion 28 is disposed over the second doped well 18. In some embodiments, the second contact dopedregion 28 and the second doped well 18 have the same doping type as the buried dopedlayer 12. In some embodiments, the second contact dopedregion 28 may be configured as a cathode of the photo diode. - In some embodiments, the
semiconductor device 1 may further include a guard ring dopedregion 24 disposed between the first doped well 22 and the second doped well 18. In some embodiments, the guard ring dopedregion 24 has the same doping type as the first doped well 22 and a lower doped concentration than the first doped well 22. In some embodiments, the guard ring dopedregion 24 is configured to increase edge breakdown voltage of the photo diode. In some embodiments, the guard ring dopedregion 24 is configured to reduce noise signals. - In some embodiments, the
semiconductor device 1 may further include a third doped well 20 and a third contact dopedregion 30. In some embodiments, the third doped well 20 is disposed over thesubstrate 10 and alongside the second doped well 18. In some embodiments, the third contact dopedregion 30 is disposed over the third doped well 20. In some embodiments, the third contact dopedregion 30 and the third doped well 20 have the same doping type assubstrate 10. In some embodiments, the third contact dopedregion 30 may be configured as an electrical terminal of thesubstrate 10. In some embodiments, thesubstrate 10 may be grounded through the third contact dopedregion 30. - As shown in
FIG. 2J , themultiplication region 23 of the photodiode is proximal to the P−N junction between the buried dopedlayer 12 and the first doped well 22. In some embodiments, the depth of themultiplication region 23 is substantially larger than or equal to about 3 micrometers, larger than or equal to about 4 micrometers, larger than or equal to about 5 micrometers, or ranging from about 3 micrometers to about 8 micrometers. In some embodiments, for an electromagnetic wave with long wavelength such as near-infra-red (NW) with a wavelength of about 940 nm, the penetration depth into thesubstrate 10 such as a silicon substrate is about 60 micrometers. The deep P−N junction is closer to a penetration depth of long wavelength incident electromagnetic wave, and thus is able to increase collection of photo generated carriers. Themultiplication region 23 proximal to the P−N junction between the buried dopedlayer 12 and the first doped well 22 therefore is able to increase photo detection probability for long wavelength incident electromagnetic wave such as NIR or the like. In some embodiments, the doped concentration of the first doped well 22 has a decreasing gradient in the depth direction Z. The decreasing doped concentration is configured to drive the minority carriers such as electrons to themultiplication region 23, and thus the photo detection probability can be further increased. In some embodiments, the buried dopedlayer 12 is an N+ doped layer, while the first doped well 22 is a P doped well, which forms an N+/P diode. Accordingly, the avalanche is mainly initiated in the P type first doped well 22 by electrons, rather than holes. The electrons have about two times avalanche probability than the holes, and thus the photo detection probability can be further increased. - In some embodiments of the present disclosure, the semiconductor device may include a deep multiplication region between a buried doped layer and a doped well, which is configured to increase collection of photo generated carriers, and thus photo detection probability can be improved. In some embodiments of the present disclosure, the doped concentration of the doped well has a decreasing gradient in the depth direction, which is configured to drive the minority carriers such as electrons to the multiplication region, and thus the photo detection probability can be further increased. In some embodiments of the present disclosure, the avalanche is mainly initiated by electrons, which have about two times avalanche probability than the holes, and thus the photo detection probability can he further increased.
- In one exemplary aspect, a semiconductor device includes a substrate, a buried doped layer, a first doped well, a multiplication region and a first contact doped region. The substrate has a first doping type, wherein the substrate includes a surface. The buried doped layer is in the substrate and exposed from the surface of the substrate, wherein the buried doped layer has a second doping type opposite to the first doping type. The first doped well is over the buried doped layer, wherein the first doped well has the first doping type. The multiplication region is proximal to an interface between the buried doped layer and the first doped well. The first contact doped region is over the first doped well, wherein the first contact doped region has the first doping type and a doped concentration higher than a doped concentration of the first doped well,
- In another aspect, a semiconductor device includes a substrate, a buried doped layer and a first doped well. The substrate has a first doping type. The buried doped layer is over the substrate, wherein the buried doped layer has a second doping type opposite to the first doping type. The first doped well is over the buried doped layer, wherein the first doped well has the first doping type, an interface between the buried doped layer and the first doped well forms a P−N junction, and a profile of the doped concentration of the first doped well is decreasing in a depth direction.
- In yet another aspect, a method for manufacturing a semiconductor device is provided. A substrate having a first doping type is received. A— buried doped layer is formed over the substrate. The buried doped layer has a second doping type opposite to the first doping type. A first doped well is formed over the buried doped layer. The first doped well has the first doping type, an interface between the buried doped layer and the first doped well forms a P−N junction, and a profile of a doped concentration of the first doped well is decreasing in a depth direction.
- The foregoing outlines structures of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
1. A semiconductor device, comprising:
a substrate having a first doping type, wherein the substrate includes a surface;
a buried doped layer in the substrate and exposed from the surface of the substrate, wherein the buried doped layer has a second doping type opposite to the first doping type;
a first doped well over the buried doped layer, wherein the first doped well has the first doping type, the first doped well comprises a first doped sub-region proximal to the buried doped layer, and a second doped sub-region distal to the buried doped layer, and a doped concentration of the first doped sub-region is lower than that of the second doped sub-region;
a multiplication region proximal to an interface between the buried doped layer and the first doped well; and
a first contact doped region over the first doped well, wherein the first contact doped region has the first doping type and a doped concentration higher than a doped concentration of the first doped well.
2. The semiconductor device of claim 1 , wherein a profile of the doped concentration of the first doped well is decreasing from an interface between the first contact doped region and the first doped well to the interface between the buried doped layer and the first doped well.
3. The semiconductor device of claim 2 , wherein the profile of the doped concentration of the first doped well is monotonically decreasing from the interface between the first contact doped region and the first doped well to the interface between the buried doped layer and the first doped well.
4. The semiconductor device of claim 1 , further comprising a second doped well over the buried doped layer and alongside the first doped well, wherein the second doped well has the second doping type and a doped concentration lower than a doped concentration of the buried doped layer.
5. The semiconductor device of claim 4 , further comprising a second contact doped region over the second doped well, wherein the second contact doped region has the second doping type and a doped concentration higher than the doped concentration of the buried doped layer.
6. The semiconductor device of claim 4 , further comprising a guard ring doped region between the first doped well and the second doped well, wherein the guard ring doped region has the first doping type, and a doped concentration lower than the doped concentration of the first doped well.
7. The semiconductor device of claim 4 , further comprising a third doped well over the substrate and alongside the second doped well, wherein the third doped well has the first doping type and a doped concentration higher than a doped concentration of the substrate.
8. The semiconductor device of claim 7 , further comprising a third contact doped region over the third doped well, wherein the third contact doped region has the first doping type and a doped concentration higher than the doped concentration of the third doped well.
9. The semiconductor device of claim 1 , wherein the first doping type is P type, and the second doping type is N type.
10. A semiconductor device, comprising:
a substrate having a first doping type;
a buried doped layer over the substrate, wherein the buried doped layer has a second doping type opposite to the first doping type; and
a first doped well over the buried doped layer, wherein the first doped well has the first doping type, an interface between the buried doped layer and the first doped well forms a P−N junction, and a profile of the doped concentration of the first doped well is decreasing in a depth direction.
11. The semiconductor device of claim 10 , wherein a depth of the P−N junction is substantially larger than or equal to about 3 micrometers.
12. The semiconductor device of claim 10 , wherein the profile of the doped concentration of the first doped well is monotonically decreasing in the depth direction.
13. The semiconductor device of claim 10 , further comprising a first contact doped region over the first doped well, wherein the first contact doped region has the first doping type and a doped concentration higher than a doped concentration of the first doped well.
14. The semiconductor device of claim 10 , further comprising a second doped well over the buried doped layer and alongside the first doped well, wherein the second doped well has the second doping type and a doped concentration lower than a doped concentration of the buried doped layer.
15. The semiconductor device of claim 14 , further comprising a second contact doped region over the second doped well, wherein the second contact doped region has the second doping type and a doped concentration higher than the buried doped layer.
16. The semiconductor device of claim 14 , further comprising a guard ring doped region between the first doped well and the second doped well, wherein the guard ring doped region has the first doping type, and a doped concentration lower than the doped concentration of the first doped well.
17. The semiconductor device of claim 14 , further comprising a third doped well over the substrate and alongside the second doped well, wherein the third doped well has the first doping type and a doped concentration higher than a doped concentration of the substrate.
18. The semiconductor device of claim 17 , further comprising a third contact doped region over the third doped well, wherein the third contact doped region has the first doping type and a doped concentration higher than the doped concentration of the third doped well.
19. A method of manufacturing a semiconductor device, comprising:
receiving a substrate having a first doping type;
forming a buried doped layer over the substrate, wherein the buried doped layer has a second doping type opposite to the first doping type; and
forming a first doped well over the buried doped layer, wherein the first doped well has the first doping type, an interface between the buried doped layer and the first doped well forms a P−N junction, and a profile of a doped concentration of the first doped well is decreasing in a depth direction.
20. The method of claim 19 , wherein forming the first doped well comprises performing a plurality of ion implantations using different ion implantation energies and different dosage amounts.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/486,844 US10103285B1 (en) | 2017-04-13 | 2017-04-13 | Semiconductor device and method of manufacturing the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/486,844 US10103285B1 (en) | 2017-04-13 | 2017-04-13 | Semiconductor device and method of manufacturing the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US10103285B1 US10103285B1 (en) | 2018-10-16 |
US20180301583A1 true US20180301583A1 (en) | 2018-10-18 |
Family
ID=63761737
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/486,844 Active US10103285B1 (en) | 2017-04-13 | 2017-04-13 | Semiconductor device and method of manufacturing the same |
Country Status (1)
Country | Link |
---|---|
US (1) | US10103285B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2020145352A (en) * | 2019-03-07 | 2020-09-10 | 株式会社東芝 | Light receiving device and distance measuring device |
JP2020161739A (en) * | 2019-03-27 | 2020-10-01 | パナソニックIpマネジメント株式会社 | Photodetector |
US20210066450A1 (en) * | 2019-04-12 | 2021-03-04 | Globalfoundries Inc. | Diode structures |
WO2022061831A1 (en) * | 2020-09-27 | 2022-03-31 | 深圳市大疆创新科技有限公司 | Diode and manufacturing method therefor, receiving chip, distance measurement device, and movable platform |
WO2022179171A1 (en) * | 2021-02-26 | 2022-09-01 | 神盾股份有限公司 | Single photon avalanche diode and single photon avalanche diode array |
WO2023133837A1 (en) * | 2022-01-14 | 2023-07-20 | 华为技术有限公司 | Diode |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019207898A (en) * | 2016-09-29 | 2019-12-05 | シャープ株式会社 | Avalanche photodiode |
JP7169071B2 (en) * | 2018-02-06 | 2022-11-10 | ソニーセミコンダクタソリューションズ株式会社 | Pixel structure, image pickup device, image pickup device, and electronic equipment |
JP7129199B2 (en) * | 2018-04-11 | 2022-09-01 | キヤノン株式会社 | Photodetector, photodetector system, and moving object |
TWI795562B (en) | 2018-05-07 | 2023-03-11 | 美商光程研創股份有限公司 | Avalanche photo-transistor |
US11018168B2 (en) * | 2018-09-20 | 2021-05-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Image sensor with improved timing resolution and photon detection probability |
EP3705907A1 (en) * | 2019-03-04 | 2020-09-09 | Infineon Technologies AG | Time of flight sensor device and time of flight sensor arrangement |
TW202111934A (en) | 2019-08-22 | 2021-03-16 | 美商光程研創股份有限公司 | Photo-current amplification apparatus |
CN113178519B (en) * | 2021-03-15 | 2023-04-18 | 杭州未名信科科技有限公司 | Semiconductor device structure, manufacturing method thereof and semiconductor Hall sensor |
CN115621352A (en) * | 2022-10-31 | 2023-01-17 | 武汉新芯集成电路制造有限公司 | Semiconductor device and method for manufacturing the same |
CN117239000B (en) * | 2023-11-10 | 2024-03-19 | 北京中科海芯科技有限公司 | Avalanche photodiode, manufacturing method thereof and single photon detector |
CN117637897B (en) * | 2024-01-25 | 2024-05-28 | 北京中科海芯科技有限公司 | Avalanche photodiode, manufacturing method thereof and photoelectric detector |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2144303B1 (en) * | 2008-07-10 | 2013-02-06 | STMicroelectronics (Research & Development) Limited | Improvements in Single Photon Avalanche Diodes |
US9728667B1 (en) * | 2011-10-21 | 2017-08-08 | Radiation Monitoring Devices, Inc. | Solid state photomultiplier using buried P-N junction |
-
2017
- 2017-04-13 US US15/486,844 patent/US10103285B1/en active Active
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2020145352A (en) * | 2019-03-07 | 2020-09-10 | 株式会社東芝 | Light receiving device and distance measuring device |
JP7273545B2 (en) | 2019-03-07 | 2023-05-15 | 株式会社東芝 | Photodetector and distance measuring device |
JP2020161739A (en) * | 2019-03-27 | 2020-10-01 | パナソニックIpマネジメント株式会社 | Photodetector |
JP7199013B2 (en) | 2019-03-27 | 2023-01-05 | パナソニックIpマネジメント株式会社 | photodetector |
US20210066450A1 (en) * | 2019-04-12 | 2021-03-04 | Globalfoundries Inc. | Diode structures |
US11508810B2 (en) * | 2019-04-12 | 2022-11-22 | Globalfoundries Inc. | Diode structures |
WO2022061831A1 (en) * | 2020-09-27 | 2022-03-31 | 深圳市大疆创新科技有限公司 | Diode and manufacturing method therefor, receiving chip, distance measurement device, and movable platform |
WO2022179171A1 (en) * | 2021-02-26 | 2022-09-01 | 神盾股份有限公司 | Single photon avalanche diode and single photon avalanche diode array |
WO2023133837A1 (en) * | 2022-01-14 | 2023-07-20 | 华为技术有限公司 | Diode |
Also Published As
Publication number | Publication date |
---|---|
US10103285B1 (en) | 2018-10-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10103285B1 (en) | Semiconductor device and method of manufacturing the same | |
US9780247B2 (en) | SPAD-type photodiode | |
EP2330637B1 (en) | Photonic mixer, use thereof and system comprising the photonic mixer | |
US6359293B1 (en) | Integrated optoelectronic device with an avalanche photodetector and method of making the same using commercial CMOS processes | |
CN109690792A (en) | SPAD photodiode | |
US20230178677A1 (en) | Single-photon avalanche photodiode | |
US8994138B2 (en) | Hardened photodiode image sensor | |
US20200185560A1 (en) | Spad-type photodiode | |
CN113299786B (en) | Semiconductor device and method for manufacturing the same | |
CN114914325B (en) | Multi-junction near-infrared single-photon avalanche diode and preparation method thereof | |
US20190305157A1 (en) | Photodetector | |
US10553784B2 (en) | Well-based vertical Hall element with enhanced magnetic sensitivity | |
CN111628034A (en) | Method for manufacturing photoelectric detection device | |
US4129878A (en) | Multi-element avalanche photodiode having reduced electrical noise | |
US6495380B2 (en) | Epitaxially grown avalanche photodiode | |
CA2873841A1 (en) | Planar avalanche photodiode | |
US20230207719A1 (en) | Semiconductor device including germanium region disposed in semiconductor substrate | |
US10199520B2 (en) | Reduced junction area barrier-based photodetector | |
US20080179700A1 (en) | Photodetector and manufacturing method thereof | |
US4505765A (en) | Manufacturing method for a planar photodiode with hetero-structure | |
US20140353792A1 (en) | Light Sensors with Infrared Photocurrent Suppression | |
US11721779B2 (en) | Photodetector and optical sensing system | |
CN111628033A (en) | Method for manufacturing photoelectric detection device | |
US11967664B2 (en) | Photodiodes with serpentine shaped electrical junction | |
US20240162365A1 (en) | Avalanche photodetectors with a combined lateral and vertical arrangement |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD., T Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LO, WEN-SHUN;TSUI, FELIX YING-KIT;CHOU, HSUEH-LIANG;REEL/FRAME:042281/0823 Effective date: 20170427 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |