US20180286878A1 - Electronic chip manufacturing method - Google Patents
Electronic chip manufacturing method Download PDFInfo
- Publication number
- US20180286878A1 US20180286878A1 US15/995,452 US201815995452A US2018286878A1 US 20180286878 A1 US20180286878 A1 US 20180286878A1 US 201815995452 A US201815995452 A US 201815995452A US 2018286878 A1 US2018286878 A1 US 2018286878A1
- Authority
- US
- United States
- Prior art keywords
- layer
- silicon oxide
- over
- active area
- oxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 20
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 20
- 239000010703 silicon Substances 0.000 claims abstract description 20
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 16
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 16
- 239000000463 material Substances 0.000 claims description 12
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 9
- 229920005591 polysilicon Polymers 0.000 claims description 9
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 5
- 239000012212 insulator Substances 0.000 claims description 5
- 239000004065 semiconductor Substances 0.000 claims description 5
- 239000000758 substrate Substances 0.000 claims description 4
- 238000002955 isolation Methods 0.000 claims 2
- 229910052751 metal Inorganic materials 0.000 description 11
- 239000002184 metal Substances 0.000 description 11
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 10
- 239000003989 dielectric material Substances 0.000 description 10
- 238000000034 method Methods 0.000 description 7
- 239000000243 solution Substances 0.000 description 7
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 6
- 238000005530 etching Methods 0.000 description 5
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 229910021529 ammonia Inorganic materials 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 2
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- 230000004075 alteration Effects 0.000 description 2
- 229910052735 hafnium Inorganic materials 0.000 description 2
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- FGUUSXIOTUKUDN-IBGZPJMESA-N C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 Chemical compound C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 FGUUSXIOTUKUDN-IBGZPJMESA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000007864 aqueous solution Substances 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910052746 lanthanum Inorganic materials 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
- H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
-
- H01L27/11539—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
- H10B41/43—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor
- H10B41/46—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor with an inter-gate dielectric layer also being used as part of the peripheral transistor
-
- H01L21/28273—
-
- H01L21/28282—
-
- H01L27/11521—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/495—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a simple metal, e.g. W, Mo
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7887—Programmable transistors with more than two possible different levels of programmation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
- H10B41/43—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor
- H10B41/44—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor with a control gate layer also being used as part of the peripheral transistor
Definitions
- the present disclosure relates to the field of electronic chips, and more particularly to chips comprising both non-volatile memory cells and electronic circuits comprising transistors.
- MOS transistors coexist with memory cells.
- the performance and the reliability of such components strongly depend on the characteristics of their gate dielectrics.
- methods used to form dielectrics optimized for transistors and dielectrics optimized for memory cells in a same chip raise different implementation issues.
- a method enabling to form, in a same chip, transistors and memory cells provided with optimized dielectrics is thus desired.
- an embodiment provides an electronic chip manufacturing method, comprising the steps of: a) delimiting active areas of memory cells and active areas of transistors in an upper portion of a wafer, and forming floating gates on active areas of memory cells; b) depositing a silicon oxide-nitride-oxide tri-layer; c) depositing a protection layer; d) removing the portions of the protection layer and of the tri-layer located on portions of said surface comprising the active areas of transistors; e) forming dielectric layers on the surface of the assembly; and f) removing the portions of said dielectric layers covering the non-removed portions of the protection layer.
- step e) comprises the steps of: e1) forming a first silicon oxide layer on the surface of the assembly; and e2) forming a second layer of a material of high permittivity.
- the second layer is a stack comprising a hafnium silicate layer topping a silicon oxynitride layer.
- the second layer has a thickness in the range from 1.5 to 3 nm.
- the active areas of transistors are active areas of first transistors and active areas of second transistors, further comprising, between steps e1) and e2), the steps of: removing the portions of the first silicon oxide layer covering active areas of the first transistors; and thermally oxidizing the entire surface to form an oxide layer in the upper portion of the active areas of the first transistors.
- the method further comprises, between steps e) and f), a step of depositing a metal layer on the dielectric layers, followed by a step of removing portions of the metal layer located above non-removed portions of the protection layer.
- the method comprises, after step f), a step of removing the rest of the protection layer.
- the protection layer has a thickness in the range from 3 to 500 nm.
- the protection layer is made of amorphous silicon.
- the protection layer is made of polysilicon.
- Another embodiment provides an electronic chip comprising: portions of a silicon oxide-nitride-oxide tri-layer, each being arranged on a floating gate of memory cells; and portions of a material of high permittivity, each of which is arranged on an active transistor area.
- FIGS. 1 to 7 are simplified cross-section views illustrating steps of an example of a method of manufacturing a chip with an on-chip non-volatile memory.
- FIGS. 1 to 7 are simplified cross-section views illustrating steps of an embodiment of a method of manufacturing a chip with an on-chip non-volatile memory.
- the chip comprises non-volatile memory cells, transistors called low-voltage transistors, and transistors called medium-voltage transistors, having an operating voltage higher than that of low-voltage transistors.
- transistors called low-voltage transistors transistors called medium-voltage transistors, having an operating voltage higher than that of low-voltage transistors.
- the forming of a single memory cell, of a single low-voltage transistor, and of a single medium-voltage transistor is illustrated.
- active areas have been delimited in the upper portion of a semiconductor layer 1 by insulating trenches 3 .
- the active areas include active memory cell areas 5 located in portions 7 of wafer 1 .
- Portions 9 of wafer 1 contain active areas 11 of medium-voltage transistors and active areas 13 of low-voltage transistors.
- the various active areas are doped in selected fashion.
- the wafer is of silicon-on-insulator type (SOI), that is, comprising a thin upper semiconductor layer on an insulating layer covering a substrate. The active areas may then be formed in the upper layer.
- SOI silicon-on-insulator type
- a floating gate 15 is formed on each active memory cell area 5 .
- Each floating gate 15 comprises a conductive region 19 topping a portion of dielectric layer 17 covering the active area.
- Conductive region 19 may be made of doped polysilicon.
- a silicon oxide-nitride-oxide 21 or ONO tri-layer that is, the stacking of a silicon oxide layer 22 , of a silicon nitride layer 23 , and of an upper silicon oxide layer 24 , covers the upper surface of the assembly.
- silicon oxide layer 22 has a thickness in the range from 2 to 5 nm.
- Silicon nitride layer 23 may have a thickness in the range from 4 to 7 nm.
- Silicon oxide layer 24 may have a thickness in the range from 2 to 6 nm.
- Tri-layer 21 is intended to form the inter-gate insulator of the memory cell.
- a silicon protection layer 25 is deposited on tri-layer 21 .
- protection layer 25 is made of amorphous silicon. In this case, the thickness of protection layer 25 may be in the range from 3 to 500 nm.
- protection layer 25 is made of polysilicon. In this case, the thickness of protection layer 25 may be in the range from 3 to 500 nm.
- the portions of tri-layer 21 and of the protection layer located in portions 9 containing active areas 11 and 13 of transistors are removed.
- a mask may be formed by lithography on portions 7 .
- the portions of protection layer 25 located above portions 9 may be plasma-etched, or may also be wet-etched in ammonia and hydrofluoric acid solutions.
- the portions of tri-layer 21 located on portions 9 may then be wet-etched in a hydrofluoric acid solution or by combination of a wet etching and of a plasma etching.
- a dielectric layer 27 is formed on the upper surface of the assembly.
- the thickness of dielectric layer 27 is smaller on the active areas of low-voltage transistors than on the active areas of medium-voltage transistors.
- the thickness of layer 27 on the active areas of low-voltage transistors is in the range from 1 to 1.5 nm.
- the thickness of layer 27 located on the active areas of medium-voltage transistors may be in the range from 3 to 5 nm.
- layer 27 is formed by the steps of:
- the first silicon oxide layer may be nitrided before the etch step.
- the etch step may at the same time remove the portions of the first oxide layer located on the remains of protection layer 25 .
- dielectric layer 29 is then deposited on the surface of the assembly.
- dielectric layer 29 is a stack comprising a layer of a material said to be of high permittivity made of hafnium silicate (HfSiON), nitrided or not, topping a layer of silicon oxynitride (SiON), which stack has a permittivity greater than the permittivity of silicon oxide.
- the stack forming dielectric layer 29 may have a thickness in the range from 1.5 to 3 nm.
- metal layer 31 is then deposited over the surface of the assembly.
- metal layer 31 is made of titanium nitride TiN and may also comprise other elements such as lanthanum or aluminum.
- the thickness of the layer may be in the range from 3 to 10 nm.
- protection layer 25 Due to the protection provided by protection layer 25 , the tri-layer 21 remaining in place above the active areas of memory cells is in contact with none of dielectric or metal layers 27 , 29 , or 31 .
- the portions of layers 27 , 29 , and 31 located on the remaining portions of protection layer 25 are removed.
- this step is carried out by wet etching after the masking of portions 9 of the wafer.
- Metal layer 31 may be etched by a heated aqueous solution of ammonia and of hydrogen peroxide.
- Metal layer 31 may also be etched by a hydrogen peroxide and hydrochloric or sulfuric acid solution.
- Dielectric layers 27 and 29 may be etched by a hydrofluoric acid solution.
- protection layer 25 is removed. As an example, this step may be carried out by wet etching with the same mask as at the step of FIG. 5 .
- layer 25 is made of amorphous silicon, it may be removed by a step of etching with a solution of ammonia, and this step may be followed by a step of etching with a hydrofluoric acid solution.
- the etching of the polysilicon or amorphous silicon is effectively selective over the upper silicon oxide layer of tri-layer 21 . Thereby, the protection layer may be removed without damaging the ONO tri-layer or modifying the properties thereof.
- a conductive layer 40 for example, made of doped polysilicon, is deposited over the surface of the assembly.
- the thickness of polysilicon layer 40 may be in the range from 40 to 100 nm.
- Portions of layer 40 and portions of layer 31 are etched to electrically insulate portions of layer 40 above the active areas.
- Portions 42 are located above active memory cell areas 5
- portions 44 are located above active areas 11 of medium-voltage transistors
- portions 46 are located above active areas 13 of low-voltage transistors.
- the obtained structure comprises on each active memory cell area 5 , from bottom to top:
- Each active transistor area 11 or 13 supports a gate stack comprising, from bottom to top:
- the portions of tri-layer 21 of the obtained memory cells have not been in contact with metallic materials or with the dielectric material of layer 29 . No material has been able to alter the properties of the tri-layer and in particular of its upper layer. Further, the portions of tri-layer 21 of the memory cells have not been in contact with oxygen during thermal oxidation phases. Further, due to the selectivity of the etching of the protection layer, the thickness of the upper layer of the tri-layer is not modified during the process. Thereby, the dielectric tri-layer of the formed memory cells keeps all the characteristics, such as the thickness or the composition, of tri-layer 21 deposited at the step illustrated in FIG. 1 .
- characteristics such as the thickness or the composition of dielectric and metal layers 27 and 29 and 31 are determined independently from the characteristics of tri-layer 21 of the memory cells.
- transistors having their gate dielectrics comprising materials of high permittivity may be formed next to the memory cells.
- the method thus advantageously enables to form in a same chip gate dielectrics of transistors and dielectrics of separation between memory cell gates, while controlling in particularly reliable fashion the characteristics of such dielectrics, which improves their performance.
- memory cells comprising ONO tri-layer portions are manufactured inside and on top of portions 7 of the wafer and transistors are formed inside and on top of portions 9 .
- portions of the ONO tri-layer are used in transistors formed inside and on top of portions 7 , for example, transistors having a higher voltage than medium-voltage transistors.
- low-voltage and medium-voltage transistors manufactured in the above-described embodiments comprise a specific stack of portions of dielectric and metal layers 27 , 29 , and 31 under conductive layer 40 , other stacks are possible.
- metal layer 31 may be omitted.
- a step of removing the remains of protection layer 25 is provided and illustrated in FIG. 6 .
- the protection layer may be made of doped polysilicon, like conductive layer 40 , and in this case the step illustrated in FIG. 6 may be omitted.
- protection layer 25 then becomes an integral part of conductive layer 40 .
- the remains of protection layer 25 are kept, and thus the tri-layer is not modified during the process.
- the wafer inside and on top of which the transistors and the memory cells are formed is of SOI type.
- the wafer is made of a solid semiconductor material.
- the insulator layer and the thin upper layer may be removed at certain locations to form therein, for example, memory cells on solid silicon.
Abstract
Active areas of memory cells and active areas of transistors are delimited in an upper portion of a wafer. Floating gates are formed on active areas of the memory cells. A silicon oxide-nitride-oxide tri-layer is then deposited over the wafer and a protection layer is deposited over the silicon oxide-nitride-oxide tri-layer. Portions of the protection layer and tri-layer located over the active areas of transistors are removed. Dielectric layers are formed over the wafer and selectively removed from covering the non-removed portions of the protection layer and tri-layer. A memory cell gate is then formed over the non-removed portions of the protection layer and tri-layer and a transistor gate is then formed over the non-removed portions of the dielectric layers.
Description
- This application is a continuation of U.S. patent application Ser. No. 15/228,236, filed Aug. 4, 2106, which claims the priority benefit of French Application for Patent No. 1650225, filed on Jan. 12, 2016, the disclosures of which are hereby incorporated by reference in their entireties to the maximum extent allowable by law.
- The present disclosure relates to the field of electronic chips, and more particularly to chips comprising both non-volatile memory cells and electronic circuits comprising transistors.
- In a chip with an on-chip non-volatile memory, MOS transistors coexist with memory cells. The performance and the reliability of such components strongly depend on the characteristics of their gate dielectrics. However, methods used to form dielectrics optimized for transistors and dielectrics optimized for memory cells in a same chip raise different implementation issues. A method enabling to form, in a same chip, transistors and memory cells provided with optimized dielectrics is thus desired.
- Thus, an embodiment provides an electronic chip manufacturing method, comprising the steps of: a) delimiting active areas of memory cells and active areas of transistors in an upper portion of a wafer, and forming floating gates on active areas of memory cells; b) depositing a silicon oxide-nitride-oxide tri-layer; c) depositing a protection layer; d) removing the portions of the protection layer and of the tri-layer located on portions of said surface comprising the active areas of transistors; e) forming dielectric layers on the surface of the assembly; and f) removing the portions of said dielectric layers covering the non-removed portions of the protection layer.
- According to an embodiment, step e) comprises the steps of: e1) forming a first silicon oxide layer on the surface of the assembly; and e2) forming a second layer of a material of high permittivity.
- According to an embodiment, the second layer is a stack comprising a hafnium silicate layer topping a silicon oxynitride layer.
- According to an embodiment, the second layer has a thickness in the range from 1.5 to 3 nm.
- According to an embodiment, the active areas of transistors are active areas of first transistors and active areas of second transistors, further comprising, between steps e1) and e2), the steps of: removing the portions of the first silicon oxide layer covering active areas of the first transistors; and thermally oxidizing the entire surface to form an oxide layer in the upper portion of the active areas of the first transistors.
- According to an embodiment, the method further comprises, between steps e) and f), a step of depositing a metal layer on the dielectric layers, followed by a step of removing portions of the metal layer located above non-removed portions of the protection layer.
- According to an embodiment, the method comprises, after step f), a step of removing the rest of the protection layer.
- According to an embodiment, the protection layer has a thickness in the range from 3 to 500 nm.
- According to an embodiment, the protection layer is made of amorphous silicon.
- According to an embodiment, the protection layer is made of polysilicon.
- Another embodiment provides an electronic chip comprising: portions of a silicon oxide-nitride-oxide tri-layer, each being arranged on a floating gate of memory cells; and portions of a material of high permittivity, each of which is arranged on an active transistor area.
- The foregoing and other features and advantages will be discussed in detail in the following non-limiting description of specific embodiments in connection with the accompanying drawings, wherein:
-
FIGS. 1 to 7 are simplified cross-section views illustrating steps of an example of a method of manufacturing a chip with an on-chip non-volatile memory. - The same elements have been designated with the same reference numerals in the different drawings and, further, the various drawings are not to scale. For clarity, only those elements which are useful to the understanding of the described embodiments have been shown and are detailed.
- In the following description, when reference is made to terms qualifying the absolute position, such as terms “high”, “low”, etc., or the relative position, such as terms “above”, “upper”, etc., reference is made to the orientation of the concerned element in the drawings.
-
FIGS. 1 to 7 are simplified cross-section views illustrating steps of an embodiment of a method of manufacturing a chip with an on-chip non-volatile memory. The chip comprises non-volatile memory cells, transistors called low-voltage transistors, and transistors called medium-voltage transistors, having an operating voltage higher than that of low-voltage transistors. For simplification, the forming of a single memory cell, of a single low-voltage transistor, and of a single medium-voltage transistor is illustrated. - At the step illustrated in
FIG. 1 , active areas have been delimited in the upper portion of asemiconductor layer 1 byinsulating trenches 3. The active areas include activememory cell areas 5 located inportions 7 ofwafer 1.Portions 9 ofwafer 1 containactive areas 11 of medium-voltage transistors andactive areas 13 of low-voltage transistors. The various active areas are doped in selected fashion. As an example, the wafer is of silicon-on-insulator type (SOI), that is, comprising a thin upper semiconductor layer on an insulating layer covering a substrate. The active areas may then be formed in the upper layer. - A
floating gate 15 is formed on each activememory cell area 5. Eachfloating gate 15 comprises aconductive region 19 topping a portion ofdielectric layer 17 covering the active area.Conductive region 19 may be made of doped polysilicon. - A silicon oxide-nitride-
oxide 21 or ONO tri-layer, that is, the stacking of asilicon oxide layer 22, of a silicon nitride layer 23, and of an upper silicon oxide layer 24, covers the upper surface of the assembly. As an example,silicon oxide layer 22 has a thickness in the range from 2 to 5 nm. Silicon nitride layer 23 may have a thickness in the range from 4 to 7 nm. Silicon oxide layer 24 may have a thickness in the range from 2 to 6 nm. Tri-layer 21 is intended to form the inter-gate insulator of the memory cell. - At the step shown in
FIG. 2 , asilicon protection layer 25 is deposited on tri-layer 21. As an example,protection layer 25 is made of amorphous silicon. In this case, the thickness ofprotection layer 25 may be in the range from 3 to 500 nm. As a variation,protection layer 25 is made of polysilicon. In this case, the thickness ofprotection layer 25 may be in the range from 3 to 500 nm. - At the step shown in
FIG. 3 , the portions of tri-layer 21 and of the protection layer located inportions 9 containingactive areas portions 7. The portions ofprotection layer 25 located aboveportions 9 may be plasma-etched, or may also be wet-etched in ammonia and hydrofluoric acid solutions. The portions of tri-layer 21 located onportions 9 may then be wet-etched in a hydrofluoric acid solution or by combination of a wet etching and of a plasma etching. - It should be noted that at the step of
FIG. 3 , the portions of tri-layer 21 located onportions 7, containing the active areas of memory cells, are protected byprotection layer 25. - At the step shown in
FIG. 4 , adielectric layer 27 is formed on the upper surface of the assembly. The thickness ofdielectric layer 27 is smaller on the active areas of low-voltage transistors than on the active areas of medium-voltage transistors. As an example, the thickness oflayer 27 on the active areas of low-voltage transistors is in the range from 1 to 1.5 nm. The thickness oflayer 27 located on the active areas of medium-voltage transistors may be in the range from 3 to 5 nm. - As an example,
layer 27 is formed by the steps of: -
- depositing a first silicon oxide layer over the surface of the assembly, or thermally oxidizing the surface of the assembly;
- etching the portions of this first layer located on a
portion 28 of the wafer containing the low-voltage transistors, for example, with a hydrofluoric acid solution; and - forming in portion 28 a second oxide layer thinner than the first layer, for example, by thermal oxidation.
- As a variation, the first silicon oxide layer may be nitrided before the etch step. In another variation, the etch step may at the same time remove the portions of the first oxide layer located on the remains of
protection layer 25. - A
dielectric layer 29 is then deposited on the surface of the assembly. As an example,dielectric layer 29 is a stack comprising a layer of a material said to be of high permittivity made of hafnium silicate (HfSiON), nitrided or not, topping a layer of silicon oxynitride (SiON), which stack has a permittivity greater than the permittivity of silicon oxide. The stack formingdielectric layer 29 may have a thickness in the range from 1.5 to 3 nm. - A
metal layer 31 is then deposited over the surface of the assembly. As an example,metal layer 31 is made of titanium nitride TiN and may also comprise other elements such as lanthanum or aluminum. The thickness of the layer may be in the range from 3 to 10 nm. - Due to the protection provided by
protection layer 25, the tri-layer 21 remaining in place above the active areas of memory cells is in contact with none of dielectric ormetal layers - At the step shown in
FIG. 5 , the portions oflayers protection layer 25 are removed. As an example, this step is carried out by wet etching after the masking ofportions 9 of the wafer.Metal layer 31 may be etched by a heated aqueous solution of ammonia and of hydrogen peroxide.Metal layer 31 may also be etched by a hydrogen peroxide and hydrochloric or sulfuric acid solution.Dielectric layers - At the step illustrated in
FIG. 6 , the remaining portions ofprotection layer 25 are removed. As an example, this step may be carried out by wet etching with the same mask as at the step ofFIG. 5 . Whenlayer 25 is made of amorphous silicon, it may be removed by a step of etching with a solution of ammonia, and this step may be followed by a step of etching with a hydrofluoric acid solution. - The etching of the polysilicon or amorphous silicon is effectively selective over the upper silicon oxide layer of
tri-layer 21. Thereby, the protection layer may be removed without damaging the ONO tri-layer or modifying the properties thereof. - At the step illustrated in
FIG. 7 , aconductive layer 40, for example, made of doped polysilicon, is deposited over the surface of the assembly. As an example, the thickness ofpolysilicon layer 40 may be in the range from 40 to 100 nm. Portions oflayer 40 and portions oflayer 31 are etched to electrically insulate portions oflayer 40 above the active areas.Portions 42 are located above activememory cell areas 5,portions 44 are located aboveactive areas 11 of medium-voltage transistors, andportions 46 are located aboveactive areas 13 of low-voltage transistors. - The obtained structure comprises on each active
memory cell area 5, from bottom to top: -
- a floating
gate 15 comprising aconductive region 19 on adielectric layer portion 17; - a portion of dielectric tri-layer 21 forming an inter-gate dielectric; and
- a
portion 42 which forms the control gate of the memory cell.
- a floating
- Each
active transistor area -
- a
dielectric layer portion 27, thicker for medium-voltage transistors than for low-voltage transistors; - a portion of layer of a
dielectric material 29 of high permittivity; and - a conductive gate comprising a portion of
metal layer 31 and a portion ofpolysilicon layer
- a
- According to an advantage, the portions of
tri-layer 21 of the obtained memory cells have not been in contact with metallic materials or with the dielectric material oflayer 29. No material has been able to alter the properties of the tri-layer and in particular of its upper layer. Further, the portions oftri-layer 21 of the memory cells have not been in contact with oxygen during thermal oxidation phases. Further, due to the selectivity of the etching of the protection layer, the thickness of the upper layer of the tri-layer is not modified during the process. Thereby, the dielectric tri-layer of the formed memory cells keeps all the characteristics, such as the thickness or the composition, of tri-layer 21 deposited at the step illustrated inFIG. 1 . - Further, in the transistors, characteristics such as the thickness or the composition of dielectric and
metal layers tri-layer 21 of the memory cells. In particular, transistors having their gate dielectrics comprising materials of high permittivity may be formed next to the memory cells. - The method thus advantageously enables to form in a same chip gate dielectrics of transistors and dielectrics of separation between memory cell gates, while controlling in particularly reliable fashion the characteristics of such dielectrics, which improves their performance.
- Specific embodiments have been described. Various alterations, modifications, and improvements will occur to those skilled in the art. In particular, in the above-described embodiments, memory cells comprising ONO tri-layer portions are manufactured inside and on top of
portions 7 of the wafer and transistors are formed inside and on top ofportions 9. Embodiments are possible where portions of the ONO tri-layer are used in transistors formed inside and on top ofportions 7, for example, transistors having a higher voltage than medium-voltage transistors. - Further, although low-voltage and medium-voltage transistors manufactured in the above-described embodiments comprise a specific stack of portions of dielectric and
metal layers conductive layer 40, other stacks are possible. In particular,metal layer 31 may be omitted. - Further, in the above-described embodiments, a step of removing the remains of
protection layer 25 is provided and illustrated inFIG. 6 . The protection layer may be made of doped polysilicon, likeconductive layer 40, and in this case the step illustrated inFIG. 6 may be omitted. At the step illustrated inFIG. 7 ,protection layer 25 then becomes an integral part ofconductive layer 40. The remains ofprotection layer 25 are kept, and thus the tri-layer is not modified during the process. - Further, in the described embodiment, the wafer inside and on top of which the transistors and the memory cells are formed is of SOI type. Other embodiments are possible, where the wafer is made of a solid semiconductor material. In the case where the wafer is of SOI type, the insulator layer and the thin upper layer may be removed at certain locations to form therein, for example, memory cells on solid silicon.
- Such alterations, modifications, and improvements are intended to be part of this disclosure, and are intended to be within the spirit and the scope of the present invention. Accordingly, the foregoing description is by way of example only and is not intended to be limiting. The present invention is limited only as defined in the following claims and the equivalents thereto.
Claims (15)
1. An integrated circuit structure, comprising:
a semiconductor substrate including isolation structures which delimit a plurality of active areas including a first active area for a first transistor, a second active area for a second transistor and a third active area for a memory cell;
a dielectric layer which extends over the first and second active areas to form at least part of a gate insulator for the first and second transistors;
a floating gate electrode for the memory cell over the third active area;
a silicon oxide-nitride-oxide trilayer covering an upper surface and side surfaces of the floating gate electrode;
a protection layer covering the silicon oxide-nitride-oxide trilayer; and
wherein the dielectric layer further extends over the protection layer.
2. The structure of claim 1 , wherein the protection layer is made of amorphous silicon.
3. The structure of claim 1 , wherein the protection layer is made of polysilicon.
4. The structure of claim 1 , wherein the dielectric layer contacts the silicon oxide-nitride-oxide trilayer only at a side edge of the silicon oxide-nitride-oxide trilayer.
5. The structure of claim 1 , wherein the dielectric layer has a first thickness over the first active area and a second thickness, different from the first thickness, over the second active area.
6. The structure of claim 1 , wherein the protection layer has a thickness in a range from 3 to 500 nm.
7. The structure of claim 1 , wherein the dielectric layer comprises:
a silicon oxide layer; and
a layer made of a material of high permittivity over the silicon oxide layer.
8. An integrated circuit structure, comprising:
a semiconductor substrate including isolation structures which delimit a plurality of active areas including a first active area for a first transistor, a second active area for a second transistor and a third active area for a memory cell;
a dielectric layer which extends over the first and second active areas to form at least part of a gate insulator for the first and second transistors;
a floating gate electrode for the memory cell over the third active area;
a silicon oxide-nitride-oxide trilayer covering an upper surface and side surfaces of the floating gate electrode;
a control gate electrode for the memory cell over the silicon oxide-nitride-oxide trilayer;
a control gate electrode for the first transistor over the dielectric layer; and
a control gate electrode for the second transistor over the dielectric layer.
9. The structure of claim 8 , wherein the control gate electrodes for the memory cell, first transistor and second transistor are made of a same material and have a same thickness.
10. The structure of claim 8 , wherein the dielectric layer contacts the silicon oxide-nitride-oxide trilayer only at a side edge of the silicon oxide-nitride-oxide trilayer.
11. The structure of claim 8 , wherein the dielectric layer has a first thickness over the first active area and a second thickness, different from the first thickness, over the second active area.
12. The structure of claim 8 , wherein the dielectric layer comprises:
a silicon oxide layer; and
a layer made of a material of high permittivity over the silicon oxide layer.
13. An integrated circuit structure, comprising:
a memory cell and a transistor supported by a substrate;
a silicon oxide-nitride-oxide tri-layer arranged over an active area for said memory cell and positioned between a floating gate of said memory cell and a control gate of said memory cell;
a material of high permittivity extending over an active area for said transistor; and
a control gate electrode for the transistor extending over the material of high permittivity.
14. The structure of claim 13 , further comprising a silicon oxide layer positioned between the material of high permittivity and the active area for said transistor.
15. The structure of claim 14 , wherein the silicon oxide layer contacts the silicon oxide-nitride-oxide trilayer only at a side edge of the silicon oxide-nitride-oxide trilayer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/995,452 US20180286878A1 (en) | 2016-01-12 | 2018-06-01 | Electronic chip manufacturing method |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1650225A FR3046696A1 (en) | 2016-01-12 | 2016-01-12 | METHOD FOR MANUFACTURING ELECTRONIC CHIP |
FR1650225 | 2016-01-12 | ||
US15/228,236 US10014308B2 (en) | 2016-01-12 | 2016-08-04 | Electronic chip manufacturing method |
US15/995,452 US20180286878A1 (en) | 2016-01-12 | 2018-06-01 | Electronic chip manufacturing method |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/228,236 Continuation US10014308B2 (en) | 2016-01-12 | 2016-08-04 | Electronic chip manufacturing method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20180286878A1 true US20180286878A1 (en) | 2018-10-04 |
Family
ID=55346131
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/228,236 Active US10014308B2 (en) | 2016-01-12 | 2016-08-04 | Electronic chip manufacturing method |
US15/995,452 Abandoned US20180286878A1 (en) | 2016-01-12 | 2018-06-01 | Electronic chip manufacturing method |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/228,236 Active US10014308B2 (en) | 2016-01-12 | 2016-08-04 | Electronic chip manufacturing method |
Country Status (2)
Country | Link |
---|---|
US (2) | US10014308B2 (en) |
FR (1) | FR3046696A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201644057A (en) * | 2015-06-12 | 2016-12-16 | 原相科技股份有限公司 | Semiconductor device and manufacturing method therefor |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6455374B1 (en) * | 2001-11-23 | 2002-09-24 | Hynix Semiconductor Inc. | Method of manufacturing flash memory device |
US20090315099A1 (en) * | 2008-06-23 | 2009-12-24 | Jin-Taek Park | Method of making flash memory cells and peripheral circuits having sti, and flash memory devices and computer systems having the same |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW360980B (en) * | 1994-05-04 | 1999-06-11 | Nippon Precision Circuits | Single transistor EEPROM memory device |
KR100655287B1 (en) * | 2004-11-11 | 2006-12-11 | 삼성전자주식회사 | Methods of forming non-volatile memory device having a floating gate |
KR100669864B1 (en) * | 2005-06-29 | 2007-01-16 | 삼성전자주식회사 | Method for manufacturing a non-volatile memory device |
US8957470B2 (en) * | 2012-06-19 | 2015-02-17 | Globalfoundries Singapore Pte. Ltd. | Integration of memory, high voltage and logic devices |
US9230977B2 (en) * | 2013-06-21 | 2016-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded flash memory device with floating gate embedded in a substrate |
-
2016
- 2016-01-12 FR FR1650225A patent/FR3046696A1/en active Pending
- 2016-08-04 US US15/228,236 patent/US10014308B2/en active Active
-
2018
- 2018-06-01 US US15/995,452 patent/US20180286878A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6455374B1 (en) * | 2001-11-23 | 2002-09-24 | Hynix Semiconductor Inc. | Method of manufacturing flash memory device |
US20090315099A1 (en) * | 2008-06-23 | 2009-12-24 | Jin-Taek Park | Method of making flash memory cells and peripheral circuits having sti, and flash memory devices and computer systems having the same |
Also Published As
Publication number | Publication date |
---|---|
FR3046696A1 (en) | 2017-07-14 |
US20170200730A1 (en) | 2017-07-13 |
US10014308B2 (en) | 2018-07-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7851276B2 (en) | Methods and structures for planar and multiple-gate transistors formed on SOI | |
US7626235B2 (en) | NAND nonvolatile semiconductor memory device and method of manufacturing NAND nonvolatile semiconductor memory device | |
JP5013050B2 (en) | Manufacturing method of semiconductor device | |
US20060081895A1 (en) | Semiconductor device having fin transistor and planar transistor and associated methods of manufacture | |
US6710383B2 (en) | MISFET semiconductor device having a high dielectric constant insulating film with tapered end portions | |
US9583640B1 (en) | Method including a formation of a control gate of a nonvolatile memory cell and semiconductor structure | |
JP2004253767A (en) | Dual gate structure and method for manufacturing integrated circuit having same | |
TW201820450A (en) | Semiconductor device and manufacturing method thereof | |
US6784054B2 (en) | Method of manufacturing semiconductor device | |
US8084828B2 (en) | Methods for protecting gate stacks during fabrication of semiconductor devices and semiconductor devices fabricated from such methods | |
US11417678B2 (en) | Method of manufacturing semiconductor memory device | |
KR20030086825A (en) | Method Of Fabricating Trap-type Nonvolatile Memory Device | |
US7846790B2 (en) | Method of fabricating semiconductor device having multiple gate dielectric layers and semiconductor device fabricated thereby | |
CN107403721B (en) | Method for manufacturing power metal oxide semiconductor field effect transistor | |
US7354837B2 (en) | Fabrication method for single and dual gate spacers on a semiconductor device | |
US20180286878A1 (en) | Electronic chip manufacturing method | |
US20090224324A1 (en) | Semiconductor device and manufacturing method thereof | |
KR20060023489A (en) | Method of forming gate pattern of semiconductor device | |
US7517761B2 (en) | Method for manufacturing semiconductor device | |
US8722488B2 (en) | Method of fabricating semiconductor device | |
KR20120021157A (en) | Semiconductor memory device and manufacturing method thereof | |
JP2004349627A (en) | Manufacturing method of semiconductor device | |
US20060039175A1 (en) | Nonvolatile semiconductor memory device and method for fabricating the same | |
US20110143530A1 (en) | Semiconductor memory device and method of manufacturing the same | |
US20090072328A1 (en) | Semiconductor device and method of fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |