US20180158516A1 - Static random access memory device having uniform write characteristics - Google Patents
Static random access memory device having uniform write characteristics Download PDFInfo
- Publication number
- US20180158516A1 US20180158516A1 US15/706,859 US201715706859A US2018158516A1 US 20180158516 A1 US20180158516 A1 US 20180158516A1 US 201715706859 A US201715706859 A US 201715706859A US 2018158516 A1 US2018158516 A1 US 2018158516A1
- Authority
- US
- United States
- Prior art keywords
- power line
- line
- bit
- random access
- memory device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000003068 static effect Effects 0.000 title claims abstract description 27
- 239000002184 metal Substances 0.000 claims description 29
- 229910052751 metal Inorganic materials 0.000 claims description 29
- 239000004065 semiconductor Substances 0.000 claims description 24
- 239000004020 conductor Substances 0.000 claims description 4
- 230000004044 response Effects 0.000 claims description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 24
- 229910052710 silicon Inorganic materials 0.000 description 24
- 239000010703 silicon Substances 0.000 description 24
- 101150042817 NFS1 gene Proteins 0.000 description 20
- 101100126298 Rickettsia conorii (strain ATCC VR-613 / Malish 7) iscS gene Proteins 0.000 description 20
- 101150114492 SPL1 gene Proteins 0.000 description 20
- 101100403859 Arabidopsis thaliana AO gene Proteins 0.000 description 19
- 101150083013 FIN1 gene Proteins 0.000 description 12
- 230000007423 decrease Effects 0.000 description 12
- 238000010586 diagram Methods 0.000 description 8
- 238000000034 method Methods 0.000 description 8
- 230000000295 complement effect Effects 0.000 description 7
- 239000000758 substrate Substances 0.000 description 7
- 102000020086 Ephrin-A1 Human genes 0.000 description 5
- 108010043945 Ephrin-A1 Proteins 0.000 description 5
- 101100171815 Mus musculus Efnb1 gene Proteins 0.000 description 5
- 101100522115 Oryza sativa subsp. japonica PHT1-13 gene Proteins 0.000 description 4
- 101150056353 SPL2 gene Proteins 0.000 description 4
- 101150090744 SPL3 gene Proteins 0.000 description 4
- 101150031993 SPL4 gene Proteins 0.000 description 4
- 230000005669 field effect Effects 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 238000013500 data storage Methods 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000007726 management method Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000006399 behavior Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/419—Read-write [R-W] circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
- G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1096—Write circuits, e.g. I/O line write drivers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7855—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with at least two independent gates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B10/00—Static random access memory [SRAM] devices
- H10B10/12—Static random access memory [SRAM] devices comprising a MOSFET load element
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
Definitions
- the present inventive concept relates to semiconductor memory devices, and more particularly, to a static random access memory device having a uniform write characteristic.
- a semiconductor memory device may be classified as a SRAM (static random access memory) storing data using a latch or a DRAM (dynamic random access memory) storing data using a capacitor.
- the SRAM has a lower degree of integration than that of the DRAM, and thus, less data storage capacity than that of the DRAM while occupying the same area as that of the DRAM.
- the SRAM may be used as a cache memory.
- the SRAM may include Fin Field Effect transistors (FinFET).
- FinFET Fin Field Effect transistors
- a size of a FinFET transistor is discretely controlled according to the number of its Fins constituting a channel. Because of this, a control of a write characteristic of the SRAM is reduced.
- a static random access memory device includes a plurality of memory cells arranged in rows and columns, a write driver configured to apply a bit line voltage corresponding to write data to a bit line extending in a column direction of the plurality of memory cells in a write operation, and a sub power line configured to transmit a cell driving voltage to the plurality of memory cells in the write operation and to extend in a direction parallel to the bit line, and includes a first node and a second node.
- the cell driving voltage is applied to the first node of the sub power line and the first node of the sub power line is aligned with an output node of the write driver in a row direction of the plurality of memory cells.
- a static random access memory device includes a cell array comprising a plurality of bit cells, a plurality of bit lines extending in a column direction, a plurality of sub power lines extending in a direction parallel to the bit lines, a write driver writing data in a selected bit cell through the plurality of bit lines, a main power line providing a cell driving voltage to the selected bit cell, and an extension power line connecting the main power line and the sub power line.
- Each of the plurality of sub power lines is formed with a conducive line on the same semiconductor layer as the plurality of bit lines.
- the extension power line in a write operation, is formed to have a length having a distribution resistance for providing a ratio of a pull-up current to a pull-down current of the selected bit cell as a predetermined value.
- a static random access memory device includes a plurality of memory cells arranged in rows and columns, a write driver configured to apply a bit line voltage to an end of a bit line in a column direction of the plurality of memory cells, a sub power line configured to transmit a cell driving voltage to the plurality of memory cells in a direction parallel to the bit line, wherein the sub power line has the same length and width as the bit line, a first extension power line connected to an extension conductive line, and a second extension power line connected to the extension conductive line and the sub power line.
- FIG. 1 is a block diagram of a semiconductor memory device according to an exemplary embodiment of the present inventive concept
- FIG. 2 is a view illustrating a part of a cell array in the semiconductor memory device illustrated in FIG. 1 ;
- FIGS. 3A and 3B are circuit diagrams illustrating bit cells at different locations of FIG. 2 , respectively;
- FIG. 4 is a graph illustrating a cell driving voltage provided through a power line, and a bit line voltage based on a location on a cell array;
- FIG. 5 is a circuit diagram illustrating a write characteristic of a bit cell according to an exemplary embodiment of the present inventive concept
- FIG. 6 is a layout drawing illustrating a Fin Field Effect transistor (FinFET) structure
- FIGS. 7A and 7B are views illustrating a structure of a FinFET transistors according to a layout of FIG. 6 ;
- FIG. 8 is a view illustrating a method of forming a power line for providing a cell driving voltage according to an exemplary embodiment of the present inventive concept
- FIG. 9 is a view illustrating a method of forming a power line according to an exemplary embodiment of the present inventive concept.
- FIG. 10 is a perspective view illustrating an extension line of FIG. 9 ;
- FIG. 11 is a view illustrating a method of forming a power line according to an exemplary embodiment of the present inventive concept
- FIG. 12 is a block diagram of a semiconductor memory device according to an exemplary embodiment of the present inventive concept.
- FIG. 13 is a view illustrating a mobile device using a SRAM according to an exemplary embodiment of the present inventive concept.
- FIG. 1 is a block diagram of a semiconductor memory device according to an exemplary embodiment of the present inventive concept.
- the semiconductor memory device 100 may include a cell array 110 , a row decoder 120 , a write driver 130 , a column decoder 140 , and control logic 150 .
- the cell array 110 may include a plurality of word lines (WL 1 to WLm; m is an integer equal to or greater than 2), a plurality of bit lines (BL 1 to BLn; n is an integer equal to or greater than 2), and a plurality of bit cells BC (or memory cells) for storing data.
- Each of the plurality of bit lines (BL 1 to BLn) may be provided as a differential bit line including a bit line (BLi, 1 ⁇ i ⁇ n) and a complementary bit line (BLBi, 1 ⁇ i ⁇ n).
- a pair of bit lines includes a bit line (BLi) and a complementary bit line (BLBi), and the pair of bit lines (BLi and BLBi) may write data, which is provided from the write driver 130 , in a bit cell BC that crosses one of the plurality of word lines (WLj, 1 ⁇ j ⁇ m).
- the bit cells BC are connected to sub power lines (SPL 1 to SPLn; n is an integer equal to or greater than 2) extending in a direction parallel to the bit lines (BLi, BLBi).
- Drive voltages may be applied to the bit cells BC through the sub power lines (SPLi, 1 ⁇ i ⁇ n).
- the pair of bit lines (BLi, BLBi) and the sub power lines SPLi are provided in the same semiconductor layer and may be a conductive line having substantially the same conductivity, length, and width.
- a cell driving voltage VDDC may be provided to the sub power lines SPLi from an external device.
- a bit line voltage is provided to the bit lines (BLi, BLBi) from the write driver 130 .
- the row decoder 120 may decode a row address R_ADD and may select a word line from among the plurality of word lines (WL 1 to WLm) according to a decoding result of the row address R_ADD. In a write operation, the row decoder 120 supplies a word line voltage, which is a high level ‘H’ voltage, to one word line selected by the row address R_ADD. The row decoder 120 supplies a word line voltage, which is a low level ‘L’ voltage, to word lines unselected by the row address R_ADD.
- the write driver 130 writes inputted data into selected bit cells BC of the cell array 110 according to a control signal outputted from the control logic 150 to the write driver 130 .
- the write driver 130 may write data into a selected bit cell BC using the pair of bit lines (BLi, BLBi).
- the column decoder 140 decodes a column address (C_ADD) and may select at least one bit line from among the pairs of bit lines (BLi, BLBi) according to a decoding result of the column address C_ADD.
- the decoding result may be outputted to the write driver 130 . Further, a logical value provided by the write driver 130 may be written into a bit cell BC selected by the column decoder 140 .
- the control logic 150 can control an operation of the write driver 130 based on a command, an address, a control signal, etc. received from the outside (e.g., an external device). In a write operation, the control logic 150 may write data in a selected bit cell by controlling various peripheral circuits, including the write driver 130 .
- the pair of bit lines (BLi, BLBi) receiving the bit line voltage and the sub power line SPLi receiving the cell driving voltage VDDC may each be a conductive line having the same electrical characteristic.
- the cell driving voltage VDDC may be provided in the same direction as that of the bit line voltage provided from the write driver 130 .
- the cell driving voltage VDDC may also drop according to a distribution resistance of the sub power line SPLi.
- a bit cell design that is based on a difference between the bit line voltage and the cell driving voltage VDDC may have a wide range of possibilities.
- FIG. 2 is a view illustrating a part of a cell array 112 in a semiconductor memory device 100 illustrated in FIG. 1 .
- bit cells BC 1 to BCm
- BL 1 , BLB 1 bit lines
- the bit line BL 1 connected to a write driver 131 a and the complementary bit line BLB 1 connected to a write driver 131 b may be formed parallel to each other along a direction from a start line SL.
- the direction of the bit line BL 1 and the complementary bit line BLB 1 may be substantially perpendicular to that of the start line SL and toward the bit cells BC.
- the write drivers 131 a and 131 b may each include an output node connected to their respective bit line (BL 1 , BLB 1 ) and that is on the start line SL.
- the pair of bit lines (BL 1 , BLB 1 ) may be formed using a metal pattern for forming bit lines (BL 1 , BLB 1 ), which may be on the same semiconductor layer as each other.
- a complementary bit line voltage provided from the write driver ( 131 b ) may be transmitted to a latch of a bit cell BC connected to a word line among the plurality of word lines (WL 1 to WLm).
- the word line WL 3 is activated
- data may be written to a bit cell BC 3 through nodes (NB 3 , NBB 3 ) connected to the bit lines (BL 1 , BLB 1 ).
- the word line WLm is activated
- data may be written into a bit cell BCm through nodes (NBm, NBBm) connected to the bit lines (BL 1 , BLB 1 ).
- the cell driving voltage VDDC which will be used as a drive power supply of the bit cells (BC 1 to BCm)
- VDDC which will be used as a drive power supply of the bit cells (BC 1 to BCm)
- the sub power line SPL 1 may extend parallel to the pair of bit lines (BL 1 , BLB 1 ) along a direction from the start line SL toward the bit cells.
- a node of the sub power line SPL 1 may be on the start line SL and may be aligned with the output nodes of the write drivers 131 a and 131 b.
- a voltage drop at the pair of bit lines (BL 1 , BLB 1 ) extending from the start line SL to the bit cells (BC 1 to BCm) increases. This voltage drop is caused by a distribution resistance distributed in the pair of bit lines (BL 1 , BLB 1 ).
- a voltage drop of the cell driving voltage VDDC due to a distribution resistance of the sub power line SPL 1 increases.
- the pair of bit lines (BL 1 , BLB 1 ) and the sub power line SPL 1 which both have the same start line SL, direction, and characteristic, may have the same tendencies regarding a voltage drop and an increase of a distribution resistance.
- a level difference between a bit line voltage and a cell driving voltage VDDC that are applied to the bit cell BC 3 spaced a distance D 1 apart from the start line SL might not be greatly different from a level difference between a bit line voltage and a cell driving voltage VDDC at the start line SL.
- a difference between a voltage of the node NB 3 of the bit line BL 1 and a voltage of a node NC 3 of the sub power line SPL 1 might not be greatly different from a difference between a voltage of a terminal node NBm of the bit line BL 1 and a voltage of a terminal node NCm of the sub power line SPL 1 .
- Reliability of data stored in the bit cells may be increased by providing the bit line BL 1 and the sub power line SPL 1 in the same direction as each other.
- FIGS. 3A and 3B are circuit diagrams illustrating bit cells BC 3 and BCm of different locations of FIG. 2 , respectively.
- FIG. 3A illustrates a structure of the bit cell BC 3 located a relatively short distance from the start line SL.
- FIG. 3B illustrates a structure of the bit cell BCm located at a relatively long distance from the start line SL.
- the bit cell BC 3 may include six transistors.
- the bit cell BC 3 may include a first inverter including a P-type metal-oxide-semiconductor (PMOS) transistor P 13 and an N-type metal-oxide-semiconductor (NMOS) transistor N 13 .
- the bit cell BC 3 may include a second inverter including a PMOS transistor P 23 and an NMOS transistor N 23 .
- the first and second inverters are cross-coupled to each other and data is written and maintained by a positive feedback.
- a cell driving voltage VDDC 3 is provided to pull-up transistors (e.g., P 13 , P 23 ) of the first and second inverters, respectively.
- the cell driving voltage VDDC 3 may be a voltage lower than the cell driving voltage VDDC initially provided at the start line SL.
- the bit cell BC 3 is connected to the bit line (BL, BLB) by pass transistors (PT 13 , PT 23 ). Gates of the pass transistors (PT 13 , PT 23 ) are connected to a word line WL 3 . If a predetermined voltage is applied to the word line WL 3 , the pass transistors (PT 13 , PT 23 ) are turned on and the bit cell BC 3 including the first and second inverters is connected to the pair of bit lines (BL, BLB). In addition, a pull-up current (Ip 3 , Ipm) and a pull-down current (In 3 , Inm) may be provided to the bit cell BC 3 .
- Ip 3 , Ipm a pull-up current
- In 3 , Inm may be provided to the bit cell BC 3 .
- the bit cell BCm has the same structure as the bit cell BC 3 of FIG. 3A .
- a description of configuration and structure of the bit cell BCm may be omitted.
- the PMOS transistors (P 13 , P 23 ), NMOS transistors (N 13 , N 23 ), and the pass transistors (PT 13 , PT 23 ) may correspond to PMOS transistors (P 1 m , P 2 m ), NMOS transistors (N 1 m , N 2 m ), and the pass transistors (PT 1 m , PT 2 m ).
- a cell driving voltage VDDCm of the bit cell BCm and a bit line voltage received by the nodes (NBm, NBBm) are lower than the cell driving voltage VDDC and the bit line voltage that are initially provided.
- the cell driving voltage VDDCm and the bit line voltage drop at the same rate a deviation of write performance of the bit cell BC 3 and the bit cell BCm may be decreased.
- FIG. 4 is a graph illustrating a cell driving voltage VDDC provided through a power line and a bit line voltage based on a location on a cell array.
- a change characteristic of the bit line voltage VBL in the cell array is the same as that of the cell driving voltage VDDC in the cell array.
- the change characteristic of the cell driving voltage VDDC is illustrated by a curve 115 and the change characteristic of the bit line voltage VBL is illustrated by a curve 116 .
- a pull-up current (Ip) and a pull-down current (In) that occur in a write operation of the bit cells may increase or decrease in the same direction.
- a change of the pull-down current is illustrated by a curve 117 and a change of the pull-up current is illustrated by a curve 118 .
- voltages at start points D 0 of the bit line BL and the sub power line are an initial bit line voltage VBL and an initial cell driving voltage VDDC respectively.
- voltages received at a distance D 1 from the start points D 0 may be a bit line voltage VBL 3 and a cell driving voltage VDDC 3 due to the effect of a distribution resistance.
- a level difference as much as a voltage difference ⁇ V 1 may occur between the cell driving voltage VDDC 3 and the bit line voltage VBL 3 .
- Voltages at a distance D 2 from the start points D 0 may be a bit line voltage VBLm and a cell driving voltage VDDCm. At this time, a level difference as much as a voltage difference ⁇ V 2 may occur between the cell driving voltage VDDCm and the bit line voltage VBLm. A difference between the voltage difference ⁇ V 1 and the voltage difference ⁇ V 2 might not be relatively large.
- the pull-up current (Ip) and the pull-down current (In) of the bit cells decrease as illustrated in curves 117 and 118 . If the pull-up current (Ip) increases and the pull-down current (In) decreases according to a relative location in the cell array 110 , reliability of a data write operation according to a location of cell may be increased.
- bit line voltage VBL and the cell driving voltage VDDC supplied to the bit cell BC in the cell array 110 through the bit line BL and the sub power line SPL may decrease as the distance from start line SL increases.
- the pull-up current (Ip) and the pull-down current (In) may increase or decrease equally depending on a relative location of the bit cell BC in the cell array 110 .
- a voltage difference between the bit line BL and the sub power line SPL was described as an example, but the bit line BL and the sub power line SPL have substantially the same electrical characteristics as each other, which may result in having the same behavior (e.g., tendency) as each other.
- FIG. 5 is a circuit diagram illustrating a write operation of a bit cell BC according to an exemplary embodiment of the present inventive concept.
- a PMOS current (Ip) pulse-up current
- an NMOS current (In) pulse-down current
- a PMOS current (Ip) and an NMOS current (In) pulse-down current
- the bit cells BC may increase or decrease equally according to the bit line voltage and the cell driving voltage.
- the PMOS current (Ip) and the NMOS current (In) that flow through the bit cells are reduced at the same time.
- An electrical characteristic where the PMOS current (Ip) increases and the NMOS current (In) decreases depending on a location of the bit cell may be prevented.
- a write characteristic of a SRAM cell will be described using the bit cell BC 3 .
- a voltage corresponding to a high level ‘H’ is provided to a bit line BL 1 and a voltage corresponding to a high level ‘L’ is provided to a complementary bit line BLB 1 .
- a distribution resistance distributed in the pair of bit line (BL, BLB) may be generated.
- a distribution resistance of the bit line BL 1 may be a resistance R B
- a distribution resistance of the complementary bit line BLB 1 may be a resistance R BB .
- the sub power line SPL 1 connected to the bit cell BC 3 may be connected to sources of the pull-up transistors (P 13 , P 23 ).
- a resistance component distributed in the sub power line SPL 1 according to a length of the sub power line SPL 1 may be a resistance Rc.
- the distribution resistances (R B , R BB ) of the pair of bit lines (BL 1 , BLB 1 ) and the distribution resistance Rc of the sub power line SPL 1 may increase or decrease equally according to a location of the receiving bit cell BC.
- the distribution resistances (Re, R B , R BB ) increase or decrease equally according to a relative distance from the write driver 130 .
- a write characteristic of bit cells constituting the cell array 110 may be determined by a characteristic where the distribution resistances (Re, R B , R BB ) increase or decrease.
- the distribution resistances (R B , R BB ) of the pair of bit lines (BL 1 , BLB 1 ) determine a level of the pull-down current (In) flowing through the NMOS transistor N 23 of the bit cell.
- the distribution resistance Rc of the sub power line SPL 1 determines a level of the pull-up current (Ip) flowing through the PMOS transistor P 13 of the bit cell.
- design variations for determining a write characteristic of the bit cell BC may be decreased.
- a characteristic where the pull-up current (Ip) and the pull-down current (In) increase or decrease may be maintained along the same direction according to a direction and an arrangement of the bit line BL and the sub power line SPL. This characteristic means that it is possible to increase a write operation and reliability of data storage without additional configurations of the semiconductor memory device 100 .
- a value of the distribution resistance Rc of the sub power line SPL 1 may be variously adjusted through technologies that will be described later.
- the distribution resistance Rc of the sub power line SPL 1 may be controlled to an optimum value through various conductive patterns (metal line, via, etc.).
- FIG. 6 is a layout drawing illustrating a Fin Field Effect transistor (FinFET) structure. Referring to FIG. 6 , a method of determining a size of the FinFET will be described.
- FinFET Fin Field Effect transistor
- the two transistors (TR 1 , TR 2 ) having a Fin structure are described as an example.
- the two transistors (TR 1 , TR 2 ) may be a PMOS transistor and/or an NMOS transistor.
- the layout for constituting at least one FinFET may include an active area, a plurality of silicon fins (FIN 1 , FIN 2 , FIN 3 , FIN 4 ) formed thereon, and gate lines (GP 1 to GP 5 ).
- the active area may be formed by injecting dopant into an upper portion of a substrate 113 , and the active area may constitute the two transistors (TR 1 , TR 2 ) by the gate lines (GP 2 , GP 4 ) formed of poly silicon.
- One FinFET of 4-pin structure is formed by the gate line GP 2 and four silicon fins (FIN 1 , FIN 2 , FIN 3 , FIN 4 ).
- two FinFETs of 2-pin structure may be formed by the gate line GP 4 and two silicon fins (FIN 3 , FIN 4 ).
- a size of the transistor TR 1 having four silicon fins is twice a size of the transistor TR 2 having two silicon fins (FIN 3 , FIN 4 ).
- the transistor TR 1 may provide a channel current twice that of the transistor TR 2 .
- the characteristic described above means that it is difficult to accomplish a write characteristic of a bit cell BC of a SRAM constituted by a transistor of a FinFET structure by controlling a size of the transistor of the FinFET structure.
- a FinFET structure where its size is discrete from the number of fins, it is difficult to control an optimum ratio of the pull-up current (Ip) to the pull-down current (In) by the allocation number of the silicon fins.
- FIGS. 7A and 7B are views illustrating a structure of a FinFET transistors according to a layout of FIG. 6 .
- FIG. 7A is a perspective view illustrating the transistor TR 1 having a 4-pin structure
- FIG. 7B is a perspective view illustrating the transistor TR 2 having a 2-pin structure.
- silicon fins (FIN 1 , FIN 2 , FIN 3 , FIN 4 ) and an oxide layer 114 are formed on an upper portion of a substrate 113 .
- a gate GP 2 may be formed on an upper portion of the oxide layer 114 and the silicon fins (FIN 1 , FIN 2 , FIN 3 , FIN 4 ).
- the silicon fins (FIN 1 , FIN 2 , FIN 3 , FIN 4 ) may constitute sources (S 1 , S 2 , S 3 , S 4 ) and drains (D 1 , D 2 , D 3 , D 4 ).
- the silicon fins (FIN 1 , FIN 2 , FIN 3 , FIN 4 ) are repeatedly arranged on a top surface of the substrate 113 according to a fixed rule and are isolated from adjacent silicon fins through an isolation device such as a trench STI.
- the gate GP 2 crosses the silicon fins (FIN 1 , FIN 2 , FIN 3 , FIN 4 ). Parts of the silicon fins (FIN 1 , FIN 2 , FIN 3 , FIN 4 ) located at one side of the gate GP 2 function as sources (S 1 , S 2 , S 3 , S 4 ), and the other parts the silicon fins (FIN 1 , FIN 2 , FIN 3 , FIN 4 ) located at the other side of the gate GP 2 function as drains (D 1 , D 2 , D 3 , D 4 ).
- the silicon fins (FIN 1 , FIN 2 , FIN 3 , FIN 4 ) may be formed by etching a predetermined area of the substrate 113 .
- the silicon fins may have a protruding structure and are defined by both sidewalls and a top surface.
- An etched area of the substrate 113 is a trench and is filled with an isolation device.
- a size of a transistor may be determined by the number of silicon fins.
- two silicon fins (FIN 3 , FIN 4 ) and an oxide layer 114 are formed on a top surface of a substrate 113 .
- a gate GP 4 may be formed on an upper portion of the oxide layer 114 and the silicon fins (FIN 3 , FIN 4 ).
- the silicon fins (FIN 3 , FIN 4 ) may constitute sources (S 5 , S 6 ) and drains (D 5 , D 6 ).
- the silicon fins (FIN 3 , FIN 4 ) are repeatedly arranged on a top surface of the substrate 113 and are isolated from adjacent silicon fins (FIN 3 , FIN 4 ) through an isolation device such as a trench.
- the transistor TR 2 of a FinFET structure the transistor TR 2 has the smaller number of silicon fins than those of the transistor TR 1 .
- FIG. 8 is a view illustrating a method of forming a sub power line SPL and an extension power line EPL for providing a cell driving voltage VDDC according to an exemplary embodiment of the present inventive concept.
- the extension power line EPL may be formed from a main power line MPL and may branch from the main power line MPL toward a lower side of a cell array 110 b for providing a cell driving voltage VDDC or toward the write driver 130 .
- the extension power line EPL may be formed.
- the main power line MPL may be located at an upper side of the cell array 110 b .
- the extension power line EPL may be formed to transmit the cell driving voltage VDDC to the sub power lines (SPL 1 , SPL 2 , SPL 3 , SPL 4 ) at a location adjacent to the write driver 130 for driving a bit line BL.
- the extension power line EPL may include metal lines having lengths (L 0 , L 1 , L 2 ) extending from the main power line MPL considering a size of the cell array 110 b .
- the extension power line EPL may include a first part extending from the main power line MPL with a length L 0 , a second part extending from the first part with a length L 1 , and a third part extending from the second part with a length L 2 .
- the extension power line EPL may use metal lines on different layers to provide the lengths (L 0 , L 1 , L 2 ).
- the extension power line EPL may be connected to the sub power lines (SPL 1 , SPL 2 , SPL 3 , SPL 4 ) formed on the same layer as bit lines (BL 1 , BLB 1 , BL 2 , BLB 2 BL 3 , BLB 3 BL 4 , BLB 4 ) through a via (V 0 ) located at an end of the extension power line EPL.
- a conductor extending in a direction substantially perpendicular to the sub power lines (SPL 1 , SPL 2 , SPL 3 , SPL 4 ) may be used to connect the extension power line EPL and the sub power lines (SPL 1 , SPL 2 , SPL 3 , SPL 4 ) to each other.
- a width or the lengths (L 0 , L 1 , L 2 ) of the extension power line EPL may be designed to form a distribution resistance Rc for setting an optimum pull-up current (Ip) corresponding to each of bit cells (BL 1 , BLB 1 , BL 2 , BLB 2 BL 3 , BLB 3 BL 4 , BLB 4 ).
- a layout of the semiconductor memory device 100 e.g., refer to FIG. 1
- FIG. 9 is a view illustrating a method of forming a power line according to an exemplary embodiment of the present inventive concept.
- the extension power line EPL may extend from a main power line MPL toward a lower side of a cell array 110 c for providing a cell driving voltage VDDC or toward the write driver 130 .
- the extension power line EPL may include metal lines on various layers and vias.
- the extension power line EPL extends from the main power line MPL toward a lower side of the cell array 110 c .
- the power line EPL may include metal lines having lengths (L 0 , L 1 , L 2 ) from the main power line MPL.
- an extension line 160 may be inserted into the extension power line EPL.
- the extension line 160 may include a metal line ML 1 on a different layer from that of the extension power line EPL and vias (V 1 , V 2 ). This will be discussed in more detail later on.
- FIG. 10 is a perspective view illustrating the extension line 160 of FIG. 9 .
- the extension line 160 includes extension power lines (EPL 1 , EPL 2 ), the metal line ML 1 on a different layer from that of the extension power lines (EPL 1 , EPL 2 ), and the vias (V 1 , V 2 ).
- the vias (V 1 , V 2 ) extend from the extension power lines (EPL 1 , EPL 2 ) and penetrate five metal layers (M 1 , M 2 , M 3 , M 4 , M 5 ).
- the metal line ML 1 is connected to the via V 1 and the via V 2 on a different layer from that of the extension power lines (EPL 1 , EPL 2 ).
- the number of metal layers or the number of vias may not be limited to the present embodiment.
- the vias (V 1 , V 2 ) for connecting the extension power lines (EPL 1 , EPL 2 ) and the metal line ML 1 may be designed to have various heights and lengths, respectively, for forming the distribution resistance Rc.
- FIG. 11 is a view illustrating a method of forming a power line according to exemplary embodiments of the present inventive concept.
- the extension power line EPL may extend from a main power line MPL toward a lower side of a cell array 110 d for providing a cell driving voltage VDDC or toward the write driver 130 .
- the extension power line EPL may be formed using metal lines on various layers and vias.
- the extension power line EPL extends from the main power line MPL toward a lower side of the cell array 110 d .
- the power line EPL may be formed by metal lines having lengths (L 0 , L 1 , L 2 ) from the main power line MPL.
- an extension line 170 may be inserted into the main power line MPL.
- the extension line 170 may be formed using metal lines (ML 2 , ML 3 , ML 4 ) on a semiconductor layer and vias (V 1 , V 2 , V 3 , V 4 ).
- various bypass routes using means such as the metal lines (ML 2 , ML 3 , ML 4 ) and the vias (V 1 , V 2 , V 3 , V 4 ) may be formed.
- the metal line ML 2 may be connected to the via V 0 extending from a part of the extension power line EPL and may be connected to the via V 3 extending from the metal line ML 3 .
- the metal line ML 4 may be connected to the via V 4 extending from the metal line ML 3 and may be connected to the via V 2 extending from another part of the extension power line EPL.
- FIG. 12 is a block diagram of a semiconductor memory device 200 according to an exemplary embodiment of the present inventive concept.
- the semiconductor memory device 200 may include a cell array 210 , a row decoder 220 , a write driver 230 , a column decoder 240 , and control logic 250 .
- Configurations of the cell array 210 , the row decoder 220 , the write driver 230 , the column decoder 240 , and the control logic 250 are substantially the same as those of FIG. 1 . Thus, a detailed description thereof may be omitted.
- Sub power lines SPLi are formed on the same semiconductor layer as bit lines (BLi, BLBi) and may be formed by conductors having the same conductivity, width, and length.
- a cell driving voltage VDDC for providing a pull-up current (Ip) to bit cells BC is provided to the sub power lines SPLi in a direction where a bit line voltage is supplied from the write driver 230 .
- the cell driving voltage VDDC is supplied to each of the sub power lines SPLi via a power line that extends from an area where the write driver 230 is located.
- a power gate transistor PGT that may selectively cut off a cell driving voltage may be connected to the sub power lines SPLi.
- the power gate transistor PGT may cut off or supply the cell driving voltage VDDC in response to a power control signal PGC. Power consumed in the bit cells BC that are not used may be reduced by applying the power control signal PGC to selectively cut off and supply the cell driving voltage VDDC.
- FIG. 13 is a view illustrating a mobile device 1000 using a SRAM according to an exemplary embodiment of the present inventive concept.
- the mobile device 1000 may include a processor (AP/ModAP) 1100 , a buffer memory 1200 , a display/touch module 1300 , and a storage device 1400 .
- AP/ModAP processor
- the mobile device 1000 may further include a security chip.
- the security chip may be embodied to provide an overall security function.
- the security chip may be constituted with software and/or tamper resistant hardware, may allow a high level of security, and may work in cooperation with TEE (tamper resistant hardware) of the processor 1100 .
- the security chip may include a native operating system, a security storage device which is an internal data storing place, an access control block controlling an access right to the security chip, an ownership management, a key management, a digital signature, a security functional block performing code/decode, and a firmware update block for updating firmware of the security chip.
- the security chip may be, for example, UICC (universal integrated circuit card, e.g., USIM, CSIM, ISIM), a SIM (subscriber identity module) card, an eSE (embedded secure elements), MicroSD, Stickers, etc.
- UICC universal integrated circuit card, e.g., USIM, CSIM, ISIM
- SIM subscriber identity module
- eSE embedded secure elements
- MicroSD MicroSD
- Stickers etc.
- the processor 1100 may be embodied to control an overall operation of the mobile device 1000 and a wired/wireless communication with the outside.
- the processor 1100 may be an application processor (AP), a combined modem application processor (ModAP).
- the processor 1100 may include the SRAM described in FIGS. 1 through 12 .
- the buffer memory 1200 may be embodied to temporarily store data for an operation of processing for the mobile device 1000 .
- the buffer memory 1200 may include the SRAM described in FIGS. 1 through 12 .
- the display/touch module 1300 may be embodied to display data processed in the processor 1100 or to receive data from a touch panel.
- the storage device 1400 may be embodied to store user data.
- the storage device 1400 may be an eMMC (embedded multimedia card), a SSD (solid state drive), a UFS (universal flash storage), etc.
- the storage device 1400 may include at least one nonvolatile memory device.
- the mobile device 1000 may increase overall performance by increasing write performance and maintaining read performance regardless of a low power supply voltage.
- a bit line and a cell power line are constituted by conductive lines formed on the same layer as each other and in the same direction, and thereby, a deviation of write performance of SRAM cells in a cell array may be minimized.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Static Random-Access Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- This U.S. non-provisional patent application claims priority under 35 U.S.C. § 119 to Korean Patent Application No. 10-2016-0165212 filed on Dec. 6, 2016, the disclosure of which is incorporated by reference herein in its entirety.
- The present inventive concept relates to semiconductor memory devices, and more particularly, to a static random access memory device having a uniform write characteristic.
- A semiconductor memory device may be classified as a SRAM (static random access memory) storing data using a latch or a DRAM (dynamic random access memory) storing data using a capacitor. The SRAM has a lower degree of integration than that of the DRAM, and thus, less data storage capacity than that of the DRAM while occupying the same area as that of the DRAM. However, since a configuration of the SRAM includes a peripheral circuit and the SRAM operates with a relatively high speed, the SRAM may be used as a cache memory.
- Further, the SRAM may include Fin Field Effect transistors (FinFET). In addition, a size of a FinFET transistor is discretely controlled according to the number of its Fins constituting a channel. Because of this, a control of a write characteristic of the SRAM is reduced.
- According to an exemplary embodiment of the present inventive concept, a static random access memory device includes a plurality of memory cells arranged in rows and columns, a write driver configured to apply a bit line voltage corresponding to write data to a bit line extending in a column direction of the plurality of memory cells in a write operation, and a sub power line configured to transmit a cell driving voltage to the plurality of memory cells in the write operation and to extend in a direction parallel to the bit line, and includes a first node and a second node. The cell driving voltage is applied to the first node of the sub power line and the first node of the sub power line is aligned with an output node of the write driver in a row direction of the plurality of memory cells.
- According to an exemplary embodiment of the present inventive concept, a static random access memory device includes a cell array comprising a plurality of bit cells, a plurality of bit lines extending in a column direction, a plurality of sub power lines extending in a direction parallel to the bit lines, a write driver writing data in a selected bit cell through the plurality of bit lines, a main power line providing a cell driving voltage to the selected bit cell, and an extension power line connecting the main power line and the sub power line. Each of the plurality of sub power lines is formed with a conducive line on the same semiconductor layer as the plurality of bit lines. The extension power line, in a write operation, is formed to have a length having a distribution resistance for providing a ratio of a pull-up current to a pull-down current of the selected bit cell as a predetermined value.
- According to an exemplary embodiment of the present inventive concept, a static random access memory device includes a plurality of memory cells arranged in rows and columns, a write driver configured to apply a bit line voltage to an end of a bit line in a column direction of the plurality of memory cells, a sub power line configured to transmit a cell driving voltage to the plurality of memory cells in a direction parallel to the bit line, wherein the sub power line has the same length and width as the bit line, a first extension power line connected to an extension conductive line, and a second extension power line connected to the extension conductive line and the sub power line.
- The above and other features of the present inventive concept will become more apparent by describing in detail exemplary embodiments thereof, with reference to the accompanying drawings, in which:
-
FIG. 1 is a block diagram of a semiconductor memory device according to an exemplary embodiment of the present inventive concept; -
FIG. 2 is a view illustrating a part of a cell array in the semiconductor memory device illustrated inFIG. 1 ; -
FIGS. 3A and 3B are circuit diagrams illustrating bit cells at different locations ofFIG. 2 , respectively; -
FIG. 4 is a graph illustrating a cell driving voltage provided through a power line, and a bit line voltage based on a location on a cell array; -
FIG. 5 is a circuit diagram illustrating a write characteristic of a bit cell according to an exemplary embodiment of the present inventive concept; -
FIG. 6 is a layout drawing illustrating a Fin Field Effect transistor (FinFET) structure; -
FIGS. 7A and 7B are views illustrating a structure of a FinFET transistors according to a layout ofFIG. 6 ; -
FIG. 8 is a view illustrating a method of forming a power line for providing a cell driving voltage according to an exemplary embodiment of the present inventive concept; -
FIG. 9 is a view illustrating a method of forming a power line according to an exemplary embodiment of the present inventive concept; -
FIG. 10 is a perspective view illustrating an extension line ofFIG. 9 ; -
FIG. 11 is a view illustrating a method of forming a power line according to an exemplary embodiment of the present inventive concept; -
FIG. 12 is a block diagram of a semiconductor memory device according to an exemplary embodiment of the present inventive concept; and -
FIG. 13 is a view illustrating a mobile device using a SRAM according to an exemplary embodiment of the present inventive concept. - Exemplary embodiments of the present invention will be described more fully hereinafter with reference to the accompanying drawings.
-
FIG. 1 is a block diagram of a semiconductor memory device according to an exemplary embodiment of the present inventive concept. Referring toFIG. 1 , thesemiconductor memory device 100 may include acell array 110, arow decoder 120, awrite driver 130, acolumn decoder 140, andcontrol logic 150. - The
cell array 110 may include a plurality of word lines (WL1 to WLm; m is an integer equal to or greater than 2), a plurality of bit lines (BL1 to BLn; n is an integer equal to or greater than 2), and a plurality of bit cells BC (or memory cells) for storing data. Each of the plurality of bit lines (BL1 to BLn) may be provided as a differential bit line including a bit line (BLi, 1≤i≤n) and a complementary bit line (BLBi, 1≤i≤n). A pair of bit lines includes a bit line (BLi) and a complementary bit line (BLBi), and the pair of bit lines (BLi and BLBi) may write data, which is provided from thewrite driver 130, in a bit cell BC that crosses one of the plurality of word lines (WLj, 1≤j≤m). - The bit cells BC are connected to sub power lines (SPL1 to SPLn; n is an integer equal to or greater than 2) extending in a direction parallel to the bit lines (BLi, BLBi). Drive voltages may be applied to the bit cells BC through the sub power lines (SPLi, 1≤i≤n). The pair of bit lines (BLi, BLBi) and the sub power lines SPLi are provided in the same semiconductor layer and may be a conductive line having substantially the same conductivity, length, and width. A cell driving voltage VDDC may be provided to the sub power lines SPLi from an external device. In addition, a bit line voltage is provided to the bit lines (BLi, BLBi) from the
write driver 130. - The
row decoder 120 may decode a row address R_ADD and may select a word line from among the plurality of word lines (WL1 to WLm) according to a decoding result of the row address R_ADD. In a write operation, therow decoder 120 supplies a word line voltage, which is a high level ‘H’ voltage, to one word line selected by the row address R_ADD. Therow decoder 120 supplies a word line voltage, which is a low level ‘L’ voltage, to word lines unselected by the row address R_ADD. - In a write operation, the
write driver 130 writes inputted data into selected bit cells BC of thecell array 110 according to a control signal outputted from thecontrol logic 150 to thewrite driver 130. Thewrite driver 130 may write data into a selected bit cell BC using the pair of bit lines (BLi, BLBi). - The
column decoder 140 decodes a column address (C_ADD) and may select at least one bit line from among the pairs of bit lines (BLi, BLBi) according to a decoding result of the column address C_ADD. The decoding result may be outputted to thewrite driver 130. Further, a logical value provided by thewrite driver 130 may be written into a bit cell BC selected by thecolumn decoder 140. - The
control logic 150 can control an operation of thewrite driver 130 based on a command, an address, a control signal, etc. received from the outside (e.g., an external device). In a write operation, thecontrol logic 150 may write data in a selected bit cell by controlling various peripheral circuits, including thewrite driver 130. - In the
semiconductor memory device 100, the pair of bit lines (BLi, BLBi) receiving the bit line voltage and the sub power line SPLi receiving the cell driving voltage VDDC may each be a conductive line having the same electrical characteristic. In addition, the cell driving voltage VDDC may be provided in the same direction as that of the bit line voltage provided from thewrite driver 130. Thus, if a bit line voltage drops according to a distribution resistance of the pair of bit lines (BLi, BLBi), the cell driving voltage VDDC may also drop according to a distribution resistance of the sub power line SPLi. Thus, a bit cell design that is based on a difference between the bit line voltage and the cell driving voltage VDDC may have a wide range of possibilities. -
FIG. 2 is a view illustrating a part of acell array 112 in asemiconductor memory device 100 illustrated inFIG. 1 . Referring toFIG. 2 , bit cells (BC1 to BCm) connected to the pair of bit lines (BL1, BLB1) ofFIG. 1 are illustrated. - The bit line BL1 connected to a
write driver 131 a and the complementary bit line BLB1 connected to awrite driver 131 b may be formed parallel to each other along a direction from a start line SL. For example, the direction of the bit line BL1 and the complementary bit line BLB1 may be substantially perpendicular to that of the start line SL and toward the bit cells BC. As an additional example, thewrite drivers - In addition, when the cell driving voltage VDDC, which will be used as a drive power supply of the bit cells (BC1 to BCm), is transmitted to each of the bit cells (BC1 to BCm) through the sub power line SPL1. The sub power line SPL1 may extend parallel to the pair of bit lines (BL1, BLB1) along a direction from the start line SL toward the bit cells. For example, a node of the sub power line SPL1 may be on the start line SL and may be aligned with the output nodes of the
write drivers - As a distance between the start line SL and the bit cells (BC1 to BCm) increases, a voltage drop at the pair of bit lines (BL1, BLB1) extending from the start line SL to the bit cells (BC1 to BCm) increases. This voltage drop is caused by a distribution resistance distributed in the pair of bit lines (BL1, BLB1). Similarly, as a distance from the start line SL increases, a voltage drop of the cell driving voltage VDDC due to a distribution resistance of the sub power line SPL1 increases. However, the pair of bit lines (BL1, BLB1) and the sub power line SPL1, which both have the same start line SL, direction, and characteristic, may have the same tendencies regarding a voltage drop and an increase of a distribution resistance.
- For example, a level difference between a bit line voltage and a cell driving voltage VDDC that are applied to the bit cell BC3 spaced a distance D1 apart from the start line SL might not be greatly different from a level difference between a bit line voltage and a cell driving voltage VDDC at the start line SL. For example, a difference between a voltage of the node NB3 of the bit line BL1 and a voltage of a node NC3 of the sub power line SPL1 might not be greatly different from a difference between a voltage of a terminal node NBm of the bit line BL1 and a voltage of a terminal node NCm of the sub power line SPL1.
- Reliability of data stored in the bit cells (BC1 to BCm) may be increased by providing the bit line BL1 and the sub power line SPL1 in the same direction as each other.
-
FIGS. 3A and 3B are circuit diagrams illustrating bit cells BC3 and BCm of different locations ofFIG. 2 , respectively.FIG. 3A illustrates a structure of the bit cell BC3 located a relatively short distance from the start line SL.FIG. 3B illustrates a structure of the bit cell BCm located at a relatively long distance from the start line SL. - Referring to
FIG. 3A , the bit cell BC3 may include six transistors. The bit cell BC3 may include a first inverter including a P-type metal-oxide-semiconductor (PMOS) transistor P13 and an N-type metal-oxide-semiconductor (NMOS) transistor N13. The bit cell BC3 may include a second inverter including a PMOS transistor P23 and an NMOS transistor N23. The first and second inverters are cross-coupled to each other and data is written and maintained by a positive feedback. A cell driving voltage VDDC3 is provided to pull-up transistors (e.g., P13, P23) of the first and second inverters, respectively. The cell driving voltage VDDC3 may be a voltage lower than the cell driving voltage VDDC initially provided at the start line SL. The bit cell BC3 is connected to the bit line (BL, BLB) by pass transistors (PT13, PT23). Gates of the pass transistors (PT13, PT23) are connected to a word line WL3. If a predetermined voltage is applied to the word line WL3, the pass transistors (PT13, PT23) are turned on and the bit cell BC3 including the first and second inverters is connected to the pair of bit lines (BL, BLB). In addition, a pull-up current (Ip3, Ipm) and a pull-down current (In3, Inm) may be provided to the bit cell BC3. - Referring to
FIG. 3B , the bit cell BCm has the same structure as the bit cell BC3 ofFIG. 3A . Thus, a description of configuration and structure of the bit cell BCm may be omitted. For example, the PMOS transistors (P13, P23), NMOS transistors (N13, N23), and the pass transistors (PT13, PT23) may correspond to PMOS transistors (P1 m, P2 m), NMOS transistors (N1 m, N2 m), and the pass transistors (PT1 m, PT2 m). However, a cell driving voltage VDDCm of the bit cell BCm and a bit line voltage received by the nodes (NBm, NBBm) are lower than the cell driving voltage VDDC and the bit line voltage that are initially provided. However, if the cell driving voltage VDDCm and the bit line voltage drop at the same rate, a deviation of write performance of the bit cell BC3 and the bit cell BCm may be decreased. -
FIG. 4 is a graph illustrating a cell driving voltage VDDC provided through a power line and a bit line voltage based on a location on a cell array. Referring toFIG. 4 , according to the sub power line transmitting the cell driving voltage VDDC, a change characteristic of the bit line voltage VBL in the cell array is the same as that of the cell driving voltage VDDC in the cell array. The change characteristic of the cell driving voltage VDDC is illustrated by acurve 115 and the change characteristic of the bit line voltage VBL is illustrated by acurve 116. In addition, since the cell driving voltage VDDC is provided to the sub power line in the same direction as the bit line voltage VBL, a pull-up current (Ip) and a pull-down current (In) that occur in a write operation of the bit cells may increase or decrease in the same direction. A change of the pull-down current is illustrated by acurve 117 and a change of the pull-up current is illustrated by acurve 118. - First, let's assume that voltages at start points D0 of the bit line BL and the sub power line are an initial bit line voltage VBL and an initial cell driving voltage VDDC respectively. Further, voltages received at a distance D1 from the start points D0 may be a bit line voltage VBL3 and a cell driving voltage VDDC3 due to the effect of a distribution resistance. At this time, a level difference as much as a voltage difference ΔV1 may occur between the cell driving voltage VDDC3 and the bit line voltage VBL3.
- Voltages at a distance D2 from the start points D0 may be a bit line voltage VBLm and a cell driving voltage VDDCm. At this time, a level difference as much as a voltage difference ΔV2 may occur between the cell driving voltage VDDCm and the bit line voltage VBLm. A difference between the voltage difference ΔV1 and the voltage difference ΔV2 might not be relatively large.
- As moved away from the start points D0 (e.g., the start line SL), the pull-up current (Ip) and the pull-down current (In) of the bit cells decrease as illustrated in
curves cell array 110, reliability of a data write operation according to a location of cell may be increased. - As described above, the bit line voltage VBL and the cell driving voltage VDDC supplied to the bit cell BC in the
cell array 110 through the bit line BL and the sub power line SPL may decrease as the distance from start line SL increases. As a result, the pull-up current (Ip) and the pull-down current (In) may increase or decrease equally depending on a relative location of the bit cell BC in thecell array 110. A voltage difference between the bit line BL and the sub power line SPL was described as an example, but the bit line BL and the sub power line SPL have substantially the same electrical characteristics as each other, which may result in having the same behavior (e.g., tendency) as each other. -
FIG. 5 is a circuit diagram illustrating a write operation of a bit cell BC according to an exemplary embodiment of the present inventive concept. Referring toFIG. 5 , a PMOS current (Ip) (pull-up current) and an NMOS current (In) (pull-down current) that are provided to the bit cells BC may increase or decrease equally according to the bit line voltage and the cell driving voltage. For example, as bit cells BC are located far away from thewrite driver 130, the PMOS current (Ip) and the NMOS current (In) that flow through the bit cells are reduced at the same time. An electrical characteristic where the PMOS current (Ip) increases and the NMOS current (In) decreases depending on a location of the bit cell may be prevented. A write characteristic of a SRAM cell will be described using the bit cell BC3. - It is assumed that a voltage corresponding to a high level ‘H’ is provided to a bit line BL1 and a voltage corresponding to a high level ‘L’ is provided to a complementary bit line BLB1. In this case, as a pair of bit lines (BL, BLB) extends across the
cell array 110, a distribution resistance distributed in the pair of bit line (BL, BLB) may be generated. A distribution resistance of the bit line BL1 may be a resistance RB, and a distribution resistance of the complementary bit line BLB1 may be a resistance RBB. - Similarly, to provide the cell driving voltage VDDC, the sub power line SPL1 connected to the bit cell BC3 may be connected to sources of the pull-up transistors (P13, P23). A resistance component distributed in the sub power line SPL1 according to a length of the sub power line SPL1 may be a resistance Rc.
- According to a method of applying a voltage to the bit line (BL1, BLB1) and the power line, the distribution resistances (RB, RBB) of the pair of bit lines (BL1, BLB1) and the distribution resistance Rc of the sub power line SPL1 may increase or decrease equally according to a location of the receiving bit cell BC. For example, the distribution resistances (Re, RB, RBB) increase or decrease equally according to a relative distance from the
write driver 130. A write characteristic of bit cells constituting thecell array 110 may be determined by a characteristic where the distribution resistances (Re, RB, RBB) increase or decrease. - In a write operation, the distribution resistances (RB, RBB) of the pair of bit lines (BL1, BLB1) determine a level of the pull-down current (In) flowing through the NMOS transistor N23 of the bit cell. The distribution resistance Rc of the sub power line SPL1 determines a level of the pull-up current (Ip) flowing through the PMOS transistor P13 of the bit cell. In the case where the pull-up current (Ip) increases but the pull-down current (In) decreases depending on a location of the bit cell BC (and vice versa), design variations for determining a write characteristic of the bit cell BC may be decreased. However, a characteristic where the pull-up current (Ip) and the pull-down current (In) increase or decrease may be maintained along the same direction according to a direction and an arrangement of the bit line BL and the sub power line SPL. This characteristic means that it is possible to increase a write operation and reliability of data storage without additional configurations of the
semiconductor memory device 100. - A value of the distribution resistance Rc of the sub power line SPL1 may be variously adjusted through technologies that will be described later. For example, the distribution resistance Rc of the sub power line SPL1 may be controlled to an optimum value through various conductive patterns (metal line, via, etc.).
-
FIG. 6 is a layout drawing illustrating a Fin Field Effect transistor (FinFET) structure. Referring toFIG. 6 , a method of determining a size of the FinFET will be described. - According to a layout illustrated, two transistors (TR1, TR2) having a Fin structure are described as an example. The two transistors (TR1, TR2) may be a PMOS transistor and/or an NMOS transistor. The layout for constituting at least one FinFET may include an active area, a plurality of silicon fins (FIN1, FIN2, FIN3, FIN4) formed thereon, and gate lines (GP1 to GP5). The active area may be formed by injecting dopant into an upper portion of a
substrate 113, and the active area may constitute the two transistors (TR1, TR2) by the gate lines (GP2, GP4) formed of poly silicon. - One FinFET of 4-pin structure is formed by the gate line GP2 and four silicon fins (FIN1, FIN2, FIN3, FIN4). In addition, two FinFETs of 2-pin structure may be formed by the gate line GP4 and two silicon fins (FIN3, FIN4).
- As described above, allocation of silicon fins to determine a size of a transistor is discrete. For example, in an ideal case, a size of the transistor TR1 having four silicon fins (FIN1, FIN2, FIN3, FIN4) is twice a size of the transistor TR2 having two silicon fins (FIN3, FIN4). For example, the transistor TR1 may provide a channel current twice that of the transistor TR2.
- The characteristic described above means that it is difficult to accomplish a write characteristic of a bit cell BC of a SRAM constituted by a transistor of a FinFET structure by controlling a size of the transistor of the FinFET structure. In a FinFET structure where its size is discrete from the number of fins, it is difficult to control an optimum ratio of the pull-up current (Ip) to the pull-down current (In) by the allocation number of the silicon fins.
-
FIGS. 7A and 7B are views illustrating a structure of a FinFET transistors according to a layout ofFIG. 6 .FIG. 7A is a perspective view illustrating the transistor TR1 having a 4-pin structure, andFIG. 7B is a perspective view illustrating the transistor TR2 having a 2-pin structure. - Referring to
FIG. 7A , silicon fins (FIN1, FIN2, FIN3, FIN4) and anoxide layer 114 are formed on an upper portion of asubstrate 113. A gate GP2 may be formed on an upper portion of theoxide layer 114 and the silicon fins (FIN1, FIN2, FIN3, FIN4). The silicon fins (FIN1, FIN2, FIN3, FIN4) may constitute sources (S1, S2, S3, S4) and drains (D1, D2, D3, D4). The silicon fins (FIN1, FIN2, FIN3, FIN4) are repeatedly arranged on a top surface of thesubstrate 113 according to a fixed rule and are isolated from adjacent silicon fins through an isolation device such as a trench STI. - The gate GP2 crosses the silicon fins (FIN1, FIN2, FIN3, FIN4). Parts of the silicon fins (FIN1, FIN2, FIN3, FIN4) located at one side of the gate GP2 function as sources (S1, S2, S3, S4), and the other parts the silicon fins (FIN1, FIN2, FIN3, FIN4) located at the other side of the gate GP2 function as drains (D1, D2, D3, D4). The silicon fins (FIN1, FIN2, FIN3, FIN4) may be formed by etching a predetermined area of the
substrate 113. Thus, the silicon fins (FIN1, FIN2, FIN3, FIN4) may have a protruding structure and are defined by both sidewalls and a top surface. An etched area of thesubstrate 113 is a trench and is filled with an isolation device. According to the transistor TR1 of the FinFET structure, a size of a transistor may be determined by the number of silicon fins. - Referring to
FIG. 7B , two silicon fins (FIN3, FIN4) and anoxide layer 114 are formed on a top surface of asubstrate 113. A gate GP4 may be formed on an upper portion of theoxide layer 114 and the silicon fins (FIN3, FIN4). The silicon fins (FIN3, FIN4) may constitute sources (S5, S6) and drains (D5, D6). The silicon fins (FIN3, FIN4) are repeatedly arranged on a top surface of thesubstrate 113 and are isolated from adjacent silicon fins (FIN3, FIN4) through an isolation device such as a trench. According to the transistor TR2 of a FinFET structure, the transistor TR2 has the smaller number of silicon fins than those of the transistor TR1. -
FIG. 8 is a view illustrating a method of forming a sub power line SPL and an extension power line EPL for providing a cell driving voltage VDDC according to an exemplary embodiment of the present inventive concept. Referring toFIG. 8 , the extension power line EPL may be formed from a main power line MPL and may branch from the main power line MPL toward a lower side of acell array 110 b for providing a cell driving voltage VDDC or toward thewrite driver 130. - To provide an electrical connection from the main power line MPL toward a lower portion of the
cell array 110 b, the extension power line EPL may be formed. The main power line MPL may be located at an upper side of thecell array 110 b. The extension power line EPL may be formed to transmit the cell driving voltage VDDC to the sub power lines (SPL1, SPL2, SPL3, SPL4) at a location adjacent to thewrite driver 130 for driving a bit line BL. The extension power line EPL may include metal lines having lengths (L0, L1, L2) extending from the main power line MPL considering a size of thecell array 110 b. For example, the extension power line EPL may include a first part extending from the main power line MPL with a length L0, a second part extending from the first part with a length L1, and a third part extending from the second part with a length L2. The extension power line EPL may use metal lines on different layers to provide the lengths (L0, L1, L2). The extension power line EPL may be connected to the sub power lines (SPL1, SPL2, SPL3, SPL4) formed on the same layer as bit lines (BL1, BLB1, BL2, BLB2 BL3, BLB3 BL4, BLB4) through a via (V0) located at an end of the extension power line EPL. A conductor extending in a direction substantially perpendicular to the sub power lines (SPL1, SPL2, SPL3, SPL4) may be used to connect the extension power line EPL and the sub power lines (SPL1, SPL2, SPL3, SPL4) to each other. - A width or the lengths (L0, L1, L2) of the extension power line EPL may be designed to form a distribution resistance Rc for setting an optimum pull-up current (Ip) corresponding to each of bit cells (BL1, BLB1, BL2, BLB2 BL3, BLB3 BL4, BLB4). In addition, a layout of the semiconductor memory device 100 (e.g., refer to
FIG. 1 ) may be determined such that a via (V0) and distribution resistances of the metal lines that are needed to constitute the extension power line EPL may provide the distribution resistance Rc for providing increased write performance of the bit cells. -
FIG. 9 is a view illustrating a method of forming a power line according to an exemplary embodiment of the present inventive concept. Referring toFIG. 9 , the extension power line EPL may extend from a main power line MPL toward a lower side of acell array 110 c for providing a cell driving voltage VDDC or toward thewrite driver 130. To provide the optimum distribution resistance value Re, the extension power line EPL may include metal lines on various layers and vias. - The extension power line EPL extends from the main power line MPL toward a lower side of the
cell array 110 c. The power line EPL may include metal lines having lengths (L0, L1, L2) from the main power line MPL. To increase the distribution resistance value Re, anextension line 160 may be inserted into the extension power line EPL. Theextension line 160 may include a metal line ML1 on a different layer from that of the extension power line EPL and vias (V1, V2). This will be discussed in more detail later on. -
FIG. 10 is a perspective view illustrating theextension line 160 ofFIG. 9 . Referring toFIG. 10 , theextension line 160 includes extension power lines (EPL1, EPL2), the metal line ML1 on a different layer from that of the extension power lines (EPL1, EPL2), and the vias (V1, V2). Here, the vias (V1, V2) extend from the extension power lines (EPL1, EPL2) and penetrate five metal layers (M1, M2, M3, M4, M5). Further, the metal line ML1 is connected to the via V1 and the via V2 on a different layer from that of the extension power lines (EPL1, EPL2). However, the number of metal layers or the number of vias may not be limited to the present embodiment. - The vias (V1, V2) for connecting the extension power lines (EPL1, EPL2) and the metal line ML1 may be designed to have various heights and lengths, respectively, for forming the distribution resistance Rc.
-
FIG. 11 is a view illustrating a method of forming a power line according to exemplary embodiments of the present inventive concept. Referring toFIG. 11 , the extension power line EPL may extend from a main power line MPL toward a lower side of acell array 110 d for providing a cell driving voltage VDDC or toward thewrite driver 130. To provide the optimum distribution resistance value Rc, the extension power line EPL may be formed using metal lines on various layers and vias. - The extension power line EPL extends from the main power line MPL toward a lower side of the
cell array 110 d. The power line EPL may be formed by metal lines having lengths (L0, L1, L2) from the main power line MPL. To increase the distribution resistance value Rc, anextension line 170 may be inserted into the main power line MPL. Theextension line 170 may be formed using metal lines (ML2, ML3, ML4) on a semiconductor layer and vias (V1, V2, V3, V4). To provide an additional distribution resistance to the extension power line EPL, various bypass routes using means such as the metal lines (ML2, ML3, ML4) and the vias (V1, V2, V3, V4) may be formed. For example, the metal line ML2 may be connected to the via V0 extending from a part of the extension power line EPL and may be connected to the via V3 extending from the metal line ML3. In addition, the metal line ML4 may be connected to the via V4 extending from the metal line ML3 and may be connected to the via V2 extending from another part of the extension power line EPL. -
FIG. 12 is a block diagram of asemiconductor memory device 200 according to an exemplary embodiment of the present inventive concept. Referring toFIG. 12 , thesemiconductor memory device 200 may include acell array 210, arow decoder 220, awrite driver 230, acolumn decoder 240, andcontrol logic 250. Configurations of thecell array 210, therow decoder 220, thewrite driver 230, thecolumn decoder 240, and thecontrol logic 250 are substantially the same as those ofFIG. 1 . Thus, a detailed description thereof may be omitted. - Sub power lines SPLi are formed on the same semiconductor layer as bit lines (BLi, BLBi) and may be formed by conductors having the same conductivity, width, and length. A cell driving voltage VDDC for providing a pull-up current (Ip) to bit cells BC is provided to the sub power lines SPLi in a direction where a bit line voltage is supplied from the
write driver 230. For example, the cell driving voltage VDDC is supplied to each of the sub power lines SPLi via a power line that extends from an area where thewrite driver 230 is located. - In addition, a power gate transistor PGT that may selectively cut off a cell driving voltage may be connected to the sub power lines SPLi. The power gate transistor PGT may cut off or supply the cell driving voltage VDDC in response to a power control signal PGC. Power consumed in the bit cells BC that are not used may be reduced by applying the power control signal PGC to selectively cut off and supply the cell driving voltage VDDC.
-
FIG. 13 is a view illustrating amobile device 1000 using a SRAM according to an exemplary embodiment of the present inventive concept. Referring toFIG. 12 , themobile device 1000 may include a processor (AP/ModAP) 1100, abuffer memory 1200, a display/touch module 1300, and astorage device 1400. - The
mobile device 1000 may further include a security chip. The security chip may be embodied to provide an overall security function. The security chip may be constituted with software and/or tamper resistant hardware, may allow a high level of security, and may work in cooperation with TEE (tamper resistant hardware) of theprocessor 1100. The security chip may include a native operating system, a security storage device which is an internal data storing place, an access control block controlling an access right to the security chip, an ownership management, a key management, a digital signature, a security functional block performing code/decode, and a firmware update block for updating firmware of the security chip. The security chip may be, for example, UICC (universal integrated circuit card, e.g., USIM, CSIM, ISIM), a SIM (subscriber identity module) card, an eSE (embedded secure elements), MicroSD, Stickers, etc. - The
processor 1100 may be embodied to control an overall operation of themobile device 1000 and a wired/wireless communication with the outside. For example, theprocessor 1100 may be an application processor (AP), a combined modem application processor (ModAP). Theprocessor 1100 may include the SRAM described inFIGS. 1 through 12 . - The
buffer memory 1200 may be embodied to temporarily store data for an operation of processing for themobile device 1000. Thebuffer memory 1200 may include the SRAM described inFIGS. 1 through 12 . - The display/
touch module 1300 may be embodied to display data processed in theprocessor 1100 or to receive data from a touch panel. Thestorage device 1400 may be embodied to store user data. Thestorage device 1400 may be an eMMC (embedded multimedia card), a SSD (solid state drive), a UFS (universal flash storage), etc. Thestorage device 1400 may include at least one nonvolatile memory device. - The
mobile device 1000 may increase overall performance by increasing write performance and maintaining read performance regardless of a low power supply voltage. - In a SRAM device according to an exemplary embodiment of the present inventive concept, a bit line and a cell power line are constituted by conductive lines formed on the same layer as each other and in the same direction, and thereby, a deviation of write performance of SRAM cells in a cell array may be minimized.
- While the present inventive concept has been particularly shown and described with reference to exemplary embodiments thereof, it will be apparent to those of ordinary skill in the art that various changes in form and detail may be made thereto without departing from the spirit and scope of the present inventive concept as defined by the following claims
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2016-0165212 | 2016-12-06 | ||
KR1020160165212A KR20180065073A (en) | 2016-12-06 | 2016-12-06 | Sram device having uniform write characteristics |
Publications (2)
Publication Number | Publication Date |
---|---|
US9990986B1 US9990986B1 (en) | 2018-06-05 |
US20180158516A1 true US20180158516A1 (en) | 2018-06-07 |
Family
ID=62235557
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/706,859 Active US9990986B1 (en) | 2016-12-06 | 2017-09-18 | Static random access memory device having uniform write characteristics |
Country Status (3)
Country | Link |
---|---|
US (1) | US9990986B1 (en) |
KR (1) | KR20180065073A (en) |
CN (1) | CN108154896B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10930590B1 (en) | 2019-08-23 | 2021-02-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect device and method |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11587872B2 (en) * | 2021-02-12 | 2023-02-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure for improving memory performance and/or logic performance |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010006476A1 (en) * | 1995-06-02 | 2001-07-05 | Hitachi, Ltd. | Static memory cell having independent data holding voltage |
US20050212560A1 (en) * | 2000-06-05 | 2005-09-29 | Renesas Technology Corp. | Semiconductor integrated circuit device operating with low power consumption |
US20080037358A1 (en) * | 2006-08-10 | 2008-02-14 | Renesas Technology Corp. | Semiconductor memory device comprising a plurality of static memory cells |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4553185B2 (en) | 2004-09-15 | 2010-09-29 | ルネサスエレクトロニクス株式会社 | Semiconductor integrated circuit device |
US7292485B1 (en) * | 2006-07-31 | 2007-11-06 | Freescale Semiconductor, Inc. | SRAM having variable power supply and method therefor |
KR100862993B1 (en) * | 2006-10-12 | 2008-10-13 | 주식회사 하이닉스반도체 | Apparatus for Supplying Voltage in Semiconductor Integrated Circuit |
US7379347B1 (en) | 2006-11-30 | 2008-05-27 | Arm Limited | Memory device and method for performing write operations in such a memory device |
US7733687B2 (en) * | 2008-02-20 | 2010-06-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | WAK devices in SRAM cells for improving VCCMIN |
US7952911B2 (en) | 2008-04-29 | 2011-05-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | SRAM cell array structure |
CN101677015B (en) * | 2008-09-18 | 2012-07-04 | 秉亮科技(苏州)有限公司 | Static random access memory and forming and controlling method thereof |
US7852661B2 (en) | 2008-10-22 | 2010-12-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Write-assist SRAM cell |
US8004907B2 (en) | 2009-06-05 | 2011-08-23 | Freescale Semiconductor, Inc. | SRAM with read and write assist |
JP5440066B2 (en) * | 2009-09-18 | 2014-03-12 | 凸版印刷株式会社 | Semiconductor device and method for evaluating semiconductor device |
JP5867091B2 (en) | 2012-01-10 | 2016-02-24 | 株式会社ソシオネクスト | Semiconductor memory device and writing method thereof |
WO2014070852A1 (en) | 2012-10-31 | 2014-05-08 | Marvell World Trade Ltd. | Sram cells suitable for fin field-effect transistor (finfet) process |
US9767891B2 (en) | 2013-11-27 | 2017-09-19 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Passive SRAM write assist |
-
2016
- 2016-12-06 KR KR1020160165212A patent/KR20180065073A/en not_active Application Discontinuation
-
2017
- 2017-09-18 US US15/706,859 patent/US9990986B1/en active Active
- 2017-12-06 CN CN201711273558.7A patent/CN108154896B/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010006476A1 (en) * | 1995-06-02 | 2001-07-05 | Hitachi, Ltd. | Static memory cell having independent data holding voltage |
US20110235439A1 (en) * | 1995-06-02 | 2011-09-29 | Renesas Electronics Corporation | Static memory cell having independent data holding voltage |
US20050212560A1 (en) * | 2000-06-05 | 2005-09-29 | Renesas Technology Corp. | Semiconductor integrated circuit device operating with low power consumption |
US20080037358A1 (en) * | 2006-08-10 | 2008-02-14 | Renesas Technology Corp. | Semiconductor memory device comprising a plurality of static memory cells |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10930590B1 (en) | 2019-08-23 | 2021-02-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect device and method |
US11532554B2 (en) | 2019-08-23 | 2022-12-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect device and method |
Also Published As
Publication number | Publication date |
---|---|
US9990986B1 (en) | 2018-06-05 |
KR20180065073A (en) | 2018-06-18 |
CN108154896B (en) | 2023-08-01 |
CN108154896A (en) | 2018-06-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6724650B2 (en) | Semiconductor device having a load less four transistor cell | |
US6560139B2 (en) | Low leakage current SRAM array | |
TWI537941B (en) | Apparatus and method to optimize stt-mram size and write error rate | |
US7940563B2 (en) | Nonvolatile storage device and bias control method thereof | |
US9886997B2 (en) | Semiconductor device for reducing an instantaneous voltage drop | |
KR102347307B1 (en) | Semiconductor circuits, driving methods and electronic devices | |
JP5150694B2 (en) | Switch array | |
US20230363133A1 (en) | Memory Device and Method for Forming Thereof | |
KR101314328B1 (en) | Non-volatile memory devices and method of operating the same | |
US9990986B1 (en) | Static random access memory device having uniform write characteristics | |
JP2005085954A (en) | Nonvolatile semiconductor memory device | |
CN107039068B (en) | Memory circuit and writing method thereof | |
JP3551468B2 (en) | Operation method of SRAM memory cell | |
US9887003B2 (en) | Semiconductor storage device | |
US9741768B1 (en) | Controlling memory cell size in three dimensional nonvolatile memory | |
US20180166559A1 (en) | Methods and apparatus for three-dimensional nonvolatile memory | |
US9490005B2 (en) | Memory circuit and method for routing the memory circuit | |
JP4284259B2 (en) | Semiconductor memory device and electronic device | |
US20240049470A1 (en) | Memory cell array with increased source bias voltage | |
US10490262B2 (en) | Semiconductor device | |
US20140021428A1 (en) | Semiconductor device and manufacturing method therefor | |
US9704548B1 (en) | Semiconductor memory apparatus | |
JP3084582B2 (en) | Semiconductor storage device | |
US5612915A (en) | Clamp circuit for read-only-memory devices | |
US20160019968A1 (en) | Flash memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PARK, INGYU;LEE, INHAK;LEE, CHANHO;AND OTHERS;SIGNING DATES FROM 20170523 TO 20170524;REEL/FRAME:043611/0257 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.) |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |