US20180114703A1 - Printing of multi-layer circuits - Google Patents
Printing of multi-layer circuits Download PDFInfo
- Publication number
- US20180114703A1 US20180114703A1 US15/566,013 US201615566013A US2018114703A1 US 20180114703 A1 US20180114703 A1 US 20180114703A1 US 201615566013 A US201615566013 A US 201615566013A US 2018114703 A1 US2018114703 A1 US 2018114703A1
- Authority
- US
- United States
- Prior art keywords
- layer
- pcb
- melting point
- station
- composition
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000007639 printing Methods 0.000 title claims description 12
- 238000000034 method Methods 0.000 claims abstract description 35
- 239000000203 mixture Substances 0.000 claims abstract description 29
- 238000005553 drilling Methods 0.000 claims abstract description 20
- 238000000059 patterning Methods 0.000 claims abstract description 20
- 238000005245 sintering Methods 0.000 claims abstract description 19
- 230000004907 flux Effects 0.000 claims abstract description 14
- 239000010410 layer Substances 0.000 claims description 94
- 239000000843 powder Substances 0.000 claims description 21
- 238000002844 melting Methods 0.000 claims description 20
- 230000008018 melting Effects 0.000 claims description 20
- 238000000151 deposition Methods 0.000 claims description 12
- 239000000463 material Substances 0.000 claims description 11
- 239000000853 adhesive Substances 0.000 claims description 8
- 230000001070 adhesive effect Effects 0.000 claims description 8
- 239000012790 adhesive layer Substances 0.000 claims description 7
- 230000008021 deposition Effects 0.000 claims description 7
- 229920002799 BoPET Polymers 0.000 claims description 6
- 239000005041 Mylar™ Substances 0.000 claims description 6
- 229910045601 alloy Inorganic materials 0.000 claims description 6
- 239000000956 alloy Substances 0.000 claims description 6
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 5
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims description 5
- 229910052802 copper Inorganic materials 0.000 claims description 5
- 239000010949 copper Substances 0.000 claims description 5
- 239000002184 metal Substances 0.000 claims description 5
- 229910052751 metal Inorganic materials 0.000 claims description 5
- 229910052709 silver Inorganic materials 0.000 claims description 5
- 239000004332 silver Substances 0.000 claims description 5
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 4
- 229910052737 gold Inorganic materials 0.000 claims description 4
- 239000010931 gold Substances 0.000 claims description 4
- 230000003287 optical effect Effects 0.000 claims description 4
- 239000004593 Epoxy Substances 0.000 claims description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 3
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 claims description 3
- 239000011133 lead Substances 0.000 claims description 3
- 150000002739 metals Chemical class 0.000 claims description 3
- 230000002441 reversible effect Effects 0.000 claims description 3
- 239000011135 tin Substances 0.000 claims description 3
- 238000012546 transfer Methods 0.000 claims description 3
- 239000011701 zinc Substances 0.000 claims description 3
- 229910052725 zinc Inorganic materials 0.000 claims description 3
- 238000011049 filling Methods 0.000 claims description 2
- 238000012795 verification Methods 0.000 claims 2
- 239000004642 Polyimide Substances 0.000 claims 1
- 229920001721 polyimide Polymers 0.000 claims 1
- 239000000758 substrate Substances 0.000 abstract description 13
- 150000003071 polychlorinated biphenyls Chemical class 0.000 abstract description 7
- 229920000642 polymer Polymers 0.000 abstract description 3
- 239000000976 ink Substances 0.000 description 20
- 229910000679 solder Inorganic materials 0.000 description 15
- 238000004519 manufacturing process Methods 0.000 description 7
- 238000004026 adhesive bonding Methods 0.000 description 5
- 239000012212 insulator Substances 0.000 description 4
- 238000010146 3D printing Methods 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 230000000670 limiting effect Effects 0.000 description 3
- 238000005476 soldering Methods 0.000 description 3
- ARXHIJMGSIYYRZ-UHFFFAOYSA-N 1,2,4-trichloro-3-(3,4-dichlorophenyl)benzene Chemical compound C1=C(Cl)C(Cl)=CC=C1C1=C(Cl)C=CC(Cl)=C1Cl ARXHIJMGSIYYRZ-UHFFFAOYSA-N 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 230000000873 masking effect Effects 0.000 description 2
- 239000011148 porous material Substances 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- 239000004952 Polyamide Substances 0.000 description 1
- 238000012356 Product development Methods 0.000 description 1
- 229910001128 Sn alloy Inorganic materials 0.000 description 1
- 239000003522 acrylic cement Substances 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 239000002313 adhesive film Substances 0.000 description 1
- 230000002860 competitive effect Effects 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000000280 densification Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000007730 finishing process Methods 0.000 description 1
- 230000014509 gene expression Effects 0.000 description 1
- 229910052736 halogen Inorganic materials 0.000 description 1
- 150000002367 halogens Chemical class 0.000 description 1
- 238000003306 harvesting Methods 0.000 description 1
- 239000011799 hole material Substances 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000013011 mating Effects 0.000 description 1
- 239000000155 melt Substances 0.000 description 1
- 238000002156 mixing Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229920003223 poly(pyromellitimide-1,4-diphenyl ether) Polymers 0.000 description 1
- 229920002647 polyamide Polymers 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 230000002829 reductive effect Effects 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000010200 validation analysis Methods 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
- 238000009736 wetting Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4867—Applying pastes or inks, e.g. screen printing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01B—CABLES; CONDUCTORS; INSULATORS; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING OR DIELECTRIC PROPERTIES
- H01B1/00—Conductors or conductive bodies characterised by the conductive materials; Selection of materials as conductors
- H01B1/20—Conductive material dispersed in non-conductive organic material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01B—CABLES; CONDUCTORS; INSULATORS; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING OR DIELECTRIC PROPERTIES
- H01B1/00—Conductors or conductive bodies characterised by the conductive materials; Selection of materials as conductors
- H01B1/20—Conductive material dispersed in non-conductive organic material
- H01B1/22—Conductive material dispersed in non-conductive organic material the conductive material comprising metals or alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
- H01L23/49883—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials the conductive materials containing organic materials or pastes, e.g. for thick films
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
- H05K1/092—Dispersed materials, e.g. conductive pastes or inks
- H05K1/097—Inks comprising nanoparticles and specially adapted for being sintered at low temperature
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/12—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns
- H05K3/1283—After-treatment of the printed patterns, e.g. sintering or curing methods
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/245—Reinforcing conductive patterns made by printing techniques or by other techniques for applying conductive pastes, inks or powders; Reinforcing other conductive patterns by such techniques
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4664—Adding a circuit layer by thick film methods, e.g. printing techniques or by other techniques for making conductive patterns by using pastes, inks or powders
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4679—Aligning added circuit layers or via connections relative to previous circuit layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
- H05K2201/0203—Fillers and particles
- H05K2201/0263—Details about a collection of particles
- H05K2201/0272—Mixed conductive particles, i.e. using different conductive particles, e.g. differing in shape
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/01—Tools for processing; Objects used during processing
- H05K2203/0104—Tools for processing; Objects used during processing for patterning or coating
- H05K2203/0126—Dispenser, e.g. for solder paste, for supplying conductive paste for screen printing or for filling holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1131—Sintering, i.e. fusing of metal particles to achieve or improve electrical conductivity
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1476—Same or similar kind of process performed in phases, e.g. coarse patterning followed by fine patterning
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/12—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns
- H05K3/1241—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns by ink-jet printing or drawing by dispensing
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4673—Application methods or materials of intermediate insulating layers not specially adapted to any one of the previous methods of adding a circuit layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4682—Manufacture of core-less build-up multilayer circuits on a temporary carrier or on a metal foil
Definitions
- the present invention relates generally to the field of multilayer printed circuit boards.
- PCBs Printed circuit boards
- Modern consumer electronics, the automotive industry, medical devices, and industrial equipment of all varieties are controlled to an increasing degree by electronic circuits, which in turn require development of tens of thousands of new boards every year. This trend will grow as time-to-market and innovation have become major competitive advantages.
- a board designer will typically order 2-3 prototype versions to validate and test the electronic performance of a device.
- Such prototypes are usually produced either by local small-medium PCB manufacturers or by Far East manufacturers (mainly China).
- the system consists of four main blocks; a drilling station, a patterning station, a stacking/bonding station, and a sintering zone.
- the substrate PCB is shuttled between these various stations, to have vias drilled, to be attached to stacks of previously-processed layers, to be covered with conductive paths by means of the aforementioned ink, and to have the ink sintered under a controlled temperature and atmosphere, respectively.
- the patterning is accomplished by means of a novel two-step method involving both high-temperature conductive elements, low-temperature conductive elements, and flux. Two such compositions are successively applied and individually sintered to form a single conductive path; the second application serves to fill the porosities of the first layer.
- This method a highly-conductive trace is obtained without requiring high temperatures, which in turn allows use of common substrates including polymers.
- FIGS. 1,2 depict the main system elements and fabrication process flow.
- FIG. 3 shows the conductive ink process
- FIG. 4 shows a printed stack of 3 layers (cross section)
- FIG. 5 shows a treated sheet cross section and drilled sheet in reverse-side view.
- via is an electrical connection between layers in a multi-layer PCB, which travels through the plane of one or more adjacent layers.
- buried via refers to a via connecting at least two inner layers of a multi-layer PCB.
- through-hole refers to a via around a hole passing through all layers of a multilayer PCB.
- trace or ‘signal trace’ refers to a conducting path consisting of a flat, narrow conductive path.
- the inventive system is a sheet-fed system designed to print multilayer PCBs using a novel conductive ink.
- This ink is printed onto standard commercial thin insulator sheets which are widely used in the PCB industry, such as Epoxy, FR4, Polyamides, Kapton and others.
- the system consists of several ‘stations’ each performing a certain operation, in the manner of an automated assembly line.
- a drilling station, a stacking unit, a patterning station and a sintering zone are illustrated schematically in FIG. 1 .
- the feeder 101 containing multiple single-layer sheets feeds out a single PCB substrate layer 102 , using roller 103 to pay out the new single PCB layer.
- the drilling station 104 is used to form holes through single or multiple PCB layers 102 and thus allows for creation of vias.
- the drilling station 104 is fed, either manually or automatically, with a single sheet per layer. This sheet is aligned (mechanically, optically, or otherwise) and vias (at this point simply holes, until the sheet is attached to other layers) are drilled according to their coordinates in a Gerber (or any other format) file of the layer.
- An automatic optical inspection camera inspects the surface of the sheet upon conclusion of the drilling step, to verify the vias' integrity.
- the mechanical drilling apparatus may be replaced by a laser drill to allow faster performance as well as smaller via dimensions.
- the stacking unit 109 aligns and attach a drilled substrate 102 on the multilayer PCB substrate 110 .
- the multilayer PCB substrate 110 is formed from several individual layers such as 102 , glued or otherwise attached to one another.
- the conductor patterning station has two individual conductor component dispensers 105 , 106 adapted to form highly conductive traces as described above, namely by dispensing a first layer (e.g. from dispenser 105 ), sintering it (at the next station), and then laying down a second layer (e.g. from dispenser 106 ) that largely fills the porosities of the first layer.
- a first layer e.g. from dispenser 105
- sintering it at the next station
- a second layer e.g. from dispenser 106
- the sintering station 107 allows for partially melting the conductive components laid down by the patterning station.
- the substrate layer 102 and multilayered PCB 110 are shuttled between these various stations: drilled, stacked successively, covered with conductive paths, and sintered to form multilayer PCBs 110 .
- FIG. 2 a - i The transport of the substrate between processing stations is shown schematically in FIG. 2 a - i , where the successive positions of the single substrate layer 102 are shown in representative individual steps a-i.
- the single sheet 102 is aligned with previously-processed layers 110 (assuming there are such), in one embodiment making use of the drill pattern either mechanically or by an automatic optical system (or both) to ensure tight registration.
- the single sheets 102 can be glued on top of previous finished layers of the processed PCB 110 either by means of thin, high temperature-compatible adhesive film (such as 3M VHB Adhesive Transfer Tape) or by means of hot-press to a prepreg intermediate layer. Pressure is applied mechanically with a roller 109 or by any other means.
- the roller can be either cold or hot. This gluing step may be accomplished at the same station as one of the other steps, or at a dedicated station.
- the gluing can be done in two steps. In such embodiments, a first ‘soft’ gluing is performed during the layering of the PCB stack 110 , and a final ‘hard’ gluing is performed after all layers are stacked.
- a dedicated gluing station be employed to bind the new top layer 102 to the extant processed layers 110 , as shown in FIGS. 1,2 .
- the conductive route patterning devices (which typically comprise a dispenser, inkjet head or any other suitable kind of injection device) then applies the conductive ink according to the patterning process to be described in detail below.
- This step includes deposition of traces, vias, pads etc.
- the printing algorithm can be line by line (raster), vector, or any other method depending on the device mobility (i.e. whether the patterning device is mounted on a scanner, articulated arm or other motion assembly).
- each ink in some embodiments
- these two steps may be consolidated into one step, for instance with different compositions being extruded from a single printhead, or by use of two passes of the same composition extruded from a single printhead.
- the conductive ink is sintered at the sintering station 107 as in 2 e . Then the layer is returned to the patterning station 105 , 106 for the second layer of conductive ink to be deposited, as in FIG. 2 f . Subsequently it is returned for a second sintering step, FIG. 2 g.
- next sheet is dispensed ( FIG. 2 h ), drilled ( FIG. 2 i ) and then as before is aligned and attached on top of the already-processed PCB stack by means of a thin adhesive material or by a thin prepreg layer. Then, the next conductive features are printed at the patterning station according to the layout of the next sheet. This process is repeated N times (for a multilayer PCB of N layers) until the last (top) layer is fully printed and sintered.
- the conductive ink is made by depositing two materials, hereinafter referred to as Ink A and Ink B—one on top of the other, in two steps, as described above and as shown in detail in FIG. 3 .
- Ink A and Ink B are materials that are at once thin, highly conductive, and which does not require any high-temperature processing.
- Ink A determines the physical dimensions of the layer (namely the width and thickness, as well as a degree of conductivity), and these parameters can be controlled to an extent as will be familiar to one skilled in the art of 3D printing.
- Ink B provides the high conductivity properties while maintaining the structure defined by Ink A.
- the resistivity after the first sintering step may be 20-50 uOhm-cm, and after sintering of the 2 nd layer it has decreased to approx. 10 uOhm-cm. This surprising result will be explained below.
- Ink A is composed of a mixture of a high melting point metallic powder, such as copper, silver, gold etc., and a low melting point metallic powder, such as zinc, tin, lead, alloys of such metals, etc., plus a flux paste, either organic, inorganic, or a mixture thereof.
- the ratio of high melting point powder to low melting point powder may vary between 5:1 and 1:5, while the flux content may be 10%-20% by weight.
- Ink B is a mixture low melting point metallic powder, such as commercial solder alloys etc., and flux paste at an appropriate ratio of 10%-20% by weight.
- Sintering powders made of materials with high electrical conductivity, such as copper or silver, on a polymeric substrate is impossible due to temperature limitations of the polymer, which will decompose at relatively low temperature. Lowering the sintering temperature can be achieved by mixing such powder with a low melting point powder such as tin alloy. However, when such sintering is done without applying pressure, the layers obtained are highly porous and their conductivity is poor.
- the second step of the invention is applied. Densification is obtained in a capillary flow manner by melting a metal with a low melting point, such as solder alloy, over the sintered porous first layer. As in other soldering processes, use of flux is desirable to ensure the wetting of the two materials. The second layer effectively ‘fills the gaps’ left in the first layer, thus achieving a far higher level of conductivity without requiring high sintering temperatures.
- the conductivity of the printed pattern can be estimated as the weighted average of the conductive metal/alloys involved, reduced by the resistances of the mating surfaces.
- the patterning process is shown in FIG. 3 a - d .
- the patterning process proceeds as follows: a first layer is printed with Ink A (by writing with head A of FIGS. 1,2 ) on the surface of the substrate film ( FIG. 3 a ). These traces are then sintered by means of an external heating source, such as a radiative heat source (focused IR, halogen lamp, laser beam, etc.). On hardening, Ink A transforms into a somewhat conductive, porous film as in FIG. 3 b.
- an external heating source such as a radiative heat source (focused IR, halogen lamp, laser beam, etc.).
- a radiative heat source focused IR, halogen lamp, laser beam, etc.
- a second layer composed of Ink B is applied directly on top of ink A by printing head B, as in FIG. 3 c .
- Ink B melts and is absorbed into the pores of film A to form a more fully solid layer with outer dimensions determined by ink A (very similar to the way a sponge absorbs water), as shown in FIG. 3 d.
- the dimensions of the final conductive layer (A+B), as well as via filling, are largely determined by the outer dimensions of layer A so long as liquid B does not overfill the pores of layer A.
- the ratio between materials A and B on printing is in a range of 1/5-5/1; a ratio of 1/1 is a reasonable example.
- the second layer serves to fill the open porosities left after sintering of the first layer, thereby dramatically increasing the conductivity of the resulting layer without requiring high sintering temperatures.
- each sheet is aligned and stacked on top of its preceding (already printed) layer.
- the final result of this process is shown in detail in the cross section shown in FIG. 4 .
- Printing of a layer begins only after it is stacked upon the preceding layers.
- the bottom PCB layer 407 has had conductive ink traces 408 deposited on it as described above.
- An adhesive layer 406 was then glued on top and a second layer 405 attached onto the first layer, after vias such as that shown at 410 were drilled at the drilling station.
- Conductive ink paths 401 are then deposited and sintered in turn onto the second layer 405 as described above.
- an adhesive layer 404 is deposited onto the middle PCB layer 405 and a top PCB layer 403 attached, after having been drilled with vias 402 ; it is then printed with conducting ink and the multilayer PCB is ready for use.
- Vias 411 passing through the entire stack may be drilled after assembly of all the layers.
- a high temperature adhesive is used, such as a 3M VHB Adhesive Transfer Tape or others.
- a thin adhesive layer protected by a Mylar film is applied to the reverse side of each insulator sheet reverse sides.
- Another alternative for layer adhesion is the use of a pre-impregnated glass-epoxy intermediate layer called prepreg, that can be placed between 2 adjacent layers and then pressed in the presence of heat.
- prepreg pre-impregnated glass-epoxy intermediate layer
- FIG. 5 a series of registration holes and release cuts in the treated sheet are shown. These allow alignment of the sheet to the printing system coordinates and easy removal of the Mylar just before the sheet is attached to the sheet below it in the stack.
- Such a sheet with a reverse-side Mylar film and an enclosed adhesive, allows for easy handling during drilling of the vias, protects the adhesive layer, and allows easy alignment to the preceding layer before and after removal.
- the new sheet is attached to the stack in such a way as to ensure smooth, wrinkle-less adhesion.
- multiple sheets can be drilled and then stacked, while only the last one is printed. This process can be performed manually or automatically.
- Consumable parts in the system include:
- Solder masking deposition of an insulator material to ensure that solder drops are confined and don't create a short between two adjacent pads. This also prevents contamination of the top surface.
- Solder paste printing placing solder paste drops on the pads.
- Reflow furnace soldering hot air oven with a defined temperature profile (according to the solder used and loaded board heat capacity) to ensure that the components are solidly connected to the board.
- step 4 the system in accordance with an embodiment of the invention is able to perform all of these steps, or equivalent ones, to allow the creation of a fully assembled board. It is further within provision of the invention to employ a pick-and-place robot to perform step 4 and thereby allow for a full end-to-end PCB prototyping device.
- solder masking instead of insulator deposition, a thin insulating sheet can be placed on top of the upper layer, in the same way as described for our stacking process (see FIG. 5 ).
- the conductive material described ( FIG. 3 ) is not oxidation prone and contains a significant volume of solder, which enables very good adhesion to the solder in the soldering step. This may eliminate the need for gold or silver coating when using our system.
- Solder paste printing our system is capable of depositing solder in discrete locations as described in the System section.
- Placement requires dedicated equipment which may be incorporated in the invention.
- Reflow the system is capable of creating a well-defined temperature profile using the heater used for the sintering process ( FIG. 1 ).
- the PCB can be made flexible. This ultimately depends on the type of adhesive used. Acrylic adhesive will give a flexible PCB while prepreg adhesion will result in a rigid one.
- Such flexible PCBs will find use in a number of applications such as flexible displays, wearable electronics, hinged or otherwise movable parts, energy harvesting devices, and others.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Physics & Mathematics (AREA)
- Dispersion Chemistry (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Nanotechnology (AREA)
- Ceramic Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Manufacturing Of Printed Wiring (AREA)
Abstract
Description
- This application claims priority from U.S. provisional patent 64/146,452 filed 13 Apr. 2015.
- The present invention relates generally to the field of multilayer printed circuit boards.
- Printed circuit boards (hereinafter, PCBs) are the backbone of almost every electronic device. Modern consumer electronics, the automotive industry, medical devices, and industrial equipment of all varieties are controlled to an increasing degree by electronic circuits, which in turn require development of tens of thousands of new boards every year. This trend will grow as time-to-market and innovation have become major competitive advantages. Despite this trend, to date there are currently no efficient tools to assist production of reliable PCB prototypes which are required during the validation stages of a new product. In the course of product development, a board designer will typically order 2-3 prototype versions to validate and test the electronic performance of a device. Such prototypes are usually produced either by local small-medium PCB manufacturers or by Far East manufacturers (mainly China). They offer relatively fast delivery depending on the board complexity, which is mainly related to the number of layers and the circuit density. Such prototypes can be very expensive and may take a few weeks to manufacture. Several attempts to deliver prototype manufacturing solutions such as CNC or Laser based machinery for accurate etching of copper have proved unsuccessful mainly due to their complexity and it to reliably simulate “real” PCBs. Therefore these methods have not been widely adopted the industry.
- The rapid evolution of 3D printing and additive manufacturing systems during the last few years raises new opportunities. It is more than reasonable to predict that these technologies will produce some innovative solutions in the realm of PCB and printed electronics manufacturing in the next few years. A few 3D printers featuring conductive inks for simple electronics applications have already appeared but a system that can produce a commercial multilayer PCB prototype using some type of 3D printing technology is still lacking, and would fulfill a long-felt need.
- We introduce a sheet-fed system designed to print multilayer PCBs using a novel method. The system consists of four main blocks; a drilling station, a patterning station, a stacking/bonding station, and a sintering zone. The substrate PCB is shuttled between these various stations, to have vias drilled, to be attached to stacks of previously-processed layers, to be covered with conductive paths by means of the aforementioned ink, and to have the ink sintered under a controlled temperature and atmosphere, respectively.
- The patterning is accomplished by means of a novel two-step method involving both high-temperature conductive elements, low-temperature conductive elements, and flux. Two such compositions are successively applied and individually sintered to form a single conductive path; the second application serves to fill the porosities of the first layer. By this method, a highly-conductive trace is obtained without requiring high temperatures, which in turn allows use of common substrates including polymers.
- The foregoing embodiments of the invention have been described and illustrated in conjunction with systems and methods thereof, which are meant to be merely illustrative, and not limiting. Furthermore just as every particular reference may embody particular methods/systems, yet not require such, ultimately such teaching is meant for all expressions notwithstanding the use of particular embodiments.
- Embodiments and features of the present invention are described herein in conjunction with the following drawings:
-
FIGS. 1,2 depict the main system elements and fabrication process flow. -
FIG. 3 shows the conductive ink process. -
FIG. 4 shows a printed stack of 3 layers (cross section) -
FIG. 5 shows a treated sheet cross section and drilled sheet in reverse-side view. - Hereinafter, the term ‘via’, or ‘vertical interconnect access’, is an electrical connection between layers in a multi-layer PCB, which travels through the plane of one or more adjacent layers.
- The term ‘blind via’ is used to denote a via used to connect an outer PCB layer with at least one inner layer of a multi-layer PCB.
- The term ‘buried via’ refers to a via connecting at least two inner layers of a multi-layer PCB.
- The term through-hole refers to a via around a hole passing through all layers of a multilayer PCB.
- The term ‘trace’ or ‘signal trace’ refers to a conducting path consisting of a flat, narrow conductive path.
- The present invention will be understood from the following detailed description of preferred embodiments, which are meant to be descriptive and not limiting. For the sake of brevity, some well-known features, methods, systems, procedures, components, circuits, and so on, are not described in detail.
- The inventive system is a sheet-fed system designed to print multilayer PCBs using a novel conductive ink. This ink is printed onto standard commercial thin insulator sheets which are widely used in the PCB industry, such as Epoxy, FR4, Polyamides, Kapton and others.
- The system consists of several ‘stations’ each performing a certain operation, in the manner of an automated assembly line. A drilling station, a stacking unit, a patterning station and a sintering zone are illustrated schematically in
FIG. 1 . - The
feeder 101 containing multiple single-layer sheets feeds out a singlePCB substrate layer 102, usingroller 103 to pay out the new single PCB layer. - The
drilling station 104 is used to form holes through single ormultiple PCB layers 102 and thus allows for creation of vias. - The
drilling station 104 is fed, either manually or automatically, with a single sheet per layer. This sheet is aligned (mechanically, optically, or otherwise) and vias (at this point simply holes, until the sheet is attached to other layers) are drilled according to their coordinates in a Gerber (or any other format) file of the layer. - Different drill diameters are available in order to allow for various via dimensions. An automatic optical inspection camera inspects the surface of the sheet upon conclusion of the drilling step, to verify the vias' integrity.
- In some embodiments of the invention, the mechanical drilling apparatus may be replaced by a laser drill to allow faster performance as well as smaller via dimensions.
- The
stacking unit 109 aligns and attach a drilledsubstrate 102 on themultilayer PCB substrate 110. Themultilayer PCB substrate 110 is formed from several individual layers such as 102, glued or otherwise attached to one another. - The conductor patterning station has two individual
conductor component dispensers - The
sintering station 107 allows for partially melting the conductive components laid down by the patterning station. - The
substrate layer 102 andmultilayered PCB 110 are shuttled between these various stations: drilled, stacked successively, covered with conductive paths, and sintered to formmultilayer PCBs 110. - The transport of the substrate between processing stations is shown schematically in
FIG. 2a-i , where the successive positions of thesingle substrate layer 102 are shown in representative individual steps a-i. First an individualPCB layer sheet 102 is extruded or rolled from a cartridge into position,FIG. 2a . After the sheet is ready and positioned, it is moved to the drilling station as inFIG. 2b , where it is aligned (registered) and drilled. When the sheet is ready with all the vias drilled and is validated, - The
single sheet 102 is aligned with previously-processed layers 110 (assuming there are such), in one embodiment making use of the drill pattern either mechanically or by an automatic optical system (or both) to ensure tight registration. Except for the case of the very first sheet, thesingle sheets 102 can be glued on top of previous finished layers of the processedPCB 110 either by means of thin, high temperature-compatible adhesive film (such as 3M VHB Adhesive Transfer Tape) or by means of hot-press to a prepreg intermediate layer. Pressure is applied mechanically with aroller 109 or by any other means. The roller can be either cold or hot. This gluing step may be accomplished at the same station as one of the other steps, or at a dedicated station. In one embodiment of the invention, the gluing can be done in two steps. In such embodiments, a first ‘soft’ gluing is performed during the layering of thePCB stack 110, and a final ‘hard’ gluing is performed after all layers are stacked. - It is within provision of the invention that a dedicated gluing station be employed to bind the new
top layer 102 to the extant processedlayers 110, as shown inFIGS. 1,2 . - The conductive route patterning devices, (which typically comprise a dispenser, inkjet head or any other suitable kind of injection device) then applies the conductive ink according to the patterning process to be described in detail below. This step includes deposition of traces, vias, pads etc. The printing algorithm can be line by line (raster), vector, or any other method depending on the device mobility (i.e. whether the patterning device is mounted on a scanner, articulated arm or other motion assembly).
- The inventive process involves deposition of two conductive inks, overlaid in two steps. Thus each ink (in some embodiments) has its own nozzle and cartridge, with the deposited layer paths being aligned to within a fine tolerance. Alternatively, these two steps may be consolidated into one step, for instance with different compositions being extruded from a single printhead, or by use of two passes of the same composition extruded from a single printhead.
- After deposition of all the conductive features of a layer as in
FIG. 2d , the conductive ink is sintered at thesintering station 107 as in 2 e. Then the layer is returned to thepatterning station FIG. 2f . Subsequently it is returned for a second sintering step,FIG. 2 g. - The next sheet is dispensed (
FIG. 2h ), drilled (FIG. 2i ) and then as before is aligned and attached on top of the already-processed PCB stack by means of a thin adhesive material or by a thin prepreg layer. Then, the next conductive features are printed at the patterning station according to the layout of the next sheet. This process is repeated N times (for a multilayer PCB of N layers) until the last (top) layer is fully printed and sintered. - When the last layer has been stacked, printed and sintered, an additional layer after drilling is attached, acting as a solder mask for the component assembly stage. Upon completion, the entire stack is transferred back to the drilling station and the board is cut to its final external dimensions.
- Additional finishing steps such as silk printing, legend printing and solder mask printing can be further incorporated either offline or in-line with this system.
- The conductive ink is made by depositing two materials, hereinafter referred to as Ink A and Ink B—one on top of the other, in two steps, as described above and as shown in detail in
FIG. 3 . The rationale behind this process is to enable a film that is at once thin, highly conductive, and which does not require any high-temperature processing. - Ink A determines the physical dimensions of the layer (namely the width and thickness, as well as a degree of conductivity), and these parameters can be controlled to an extent as will be familiar to one skilled in the art of 3D printing. Ink B provides the high conductivity properties while maintaining the structure defined by Ink A. As an example, the resistivity after the first sintering step may be 20-50 uOhm-cm, and after sintering of the 2nd layer it has decreased to approx. 10 uOhm-cm. This surprising result will be explained below.
- Ink A is composed of a mixture of a high melting point metallic powder, such as copper, silver, gold etc., and a low melting point metallic powder, such as zinc, tin, lead, alloys of such metals, etc., plus a flux paste, either organic, inorganic, or a mixture thereof. The ratio of high melting point powder to low melting point powder may vary between 5:1 and 1:5, while the flux content may be 10%-20% by weight.
- Ink B is a mixture low melting point metallic powder, such as commercial solder alloys etc., and flux paste at an appropriate ratio of 10%-20% by weight.
- Sintering powders made of materials with high electrical conductivity, such as copper or silver, on a polymeric substrate is impossible due to temperature limitations of the polymer, which will decompose at relatively low temperature. Lowering the sintering temperature can be achieved by mixing such powder with a low melting point powder such as tin alloy. However, when such sintering is done without applying pressure, the layers obtained are highly porous and their conductivity is poor. In order to lower the porosity to a minimum, the second step of the invention is applied. Densification is obtained in a capillary flow manner by melting a metal with a low melting point, such as solder alloy, over the sintered porous first layer. As in other soldering processes, use of flux is desirable to ensure the wetting of the two materials. The second layer effectively ‘fills the gaps’ left in the first layer, thus achieving a far higher level of conductivity without requiring high sintering temperatures.
- The conductivity of the printed pattern can be estimated as the weighted average of the conductive metal/alloys involved, reduced by the resistances of the mating surfaces.
- The patterning process is shown in
FIG. 3a-d . The patterning process proceeds as follows: a first layer is printed with Ink A (by writing with head A ofFIGS. 1,2 ) on the surface of the substrate film (FIG. 3a ). These traces are then sintered by means of an external heating source, such as a radiative heat source (focused IR, halogen lamp, laser beam, etc.). On hardening, Ink A transforms into a somewhat conductive, porous film as inFIG. 3 b. - Then, a second layer composed of Ink B is applied directly on top of ink A by printing head B, as in
FIG. 3c . Upon heating, Ink B melts and is absorbed into the pores of film A to form a more fully solid layer with outer dimensions determined by ink A (very similar to the way a sponge absorbs water), as shown inFIG. 3 d. - The dimensions of the final conductive layer (A+B), as well as via filling, are largely determined by the outer dimensions of layer A so long as liquid B does not overfill the pores of layer A.
- The ratio between materials A and B on printing is in a range of 1/5-5/1; a ratio of 1/1 is a reasonable example.
- The second layer serves to fill the open porosities left after sintering of the first layer, thereby dramatically increasing the conductivity of the resulting layer without requiring high sintering temperatures.
- As described above, after the drilling processes is completed, each sheet is aligned and stacked on top of its preceding (already printed) layer. The final result of this process is shown in detail in the cross section shown in
FIG. 4 . Printing of a layer begins only after it is stacked upon the preceding layers. Here thebottom PCB layer 407 has had conductive ink traces 408 deposited on it as described above. Anadhesive layer 406 was then glued on top and asecond layer 405 attached onto the first layer, after vias such as that shown at 410 were drilled at the drilling station.Conductive ink paths 401 are then deposited and sintered in turn onto thesecond layer 405 as described above. Once again anadhesive layer 404 is deposited onto themiddle PCB layer 405 and atop PCB layer 403 attached, after having been drilled withvias 402; it is then printed with conducting ink and the multilayer PCB is ready for use. -
Vias 411 passing through the entire stack may be drilled after assembly of all the layers. - In order to promote good adhesion between two adjacent layers during the entire manufacturing process and during the reflow process thereafter, by which electrical components are soldered to the PCB, a high temperature adhesive is used, such as a 3M VHB Adhesive Transfer Tape or others. In one embodiment, a thin adhesive layer protected by a Mylar film is applied to the reverse side of each insulator sheet reverse sides. Another alternative for layer adhesion is the use of a pre-impregnated glass-epoxy intermediate layer called prepreg, that can be placed between 2 adjacent layers and then pressed in the presence of heat. In
FIG. 5 a series of registration holes and release cuts in the treated sheet are shown. These allow alignment of the sheet to the printing system coordinates and easy removal of the Mylar just before the sheet is attached to the sheet below it in the stack. - Such a sheet, with a reverse-side Mylar film and an enclosed adhesive, allows for easy handling during drilling of the vias, protects the adhesive layer, and allows easy alignment to the preceding layer before and after removal. The new sheet is attached to the stack in such a way as to ensure smooth, wrinkle-less adhesion. In case a thicker insulating layer is required, multiple sheets can be drilled and then stacked, while only the last one is printed. This process can be performed manually or automatically.
- Consumable parts in the system include:
- 1. The ink cartridges (inks A and B)
- 2. The sheets (various materials, with adhesive, Mylar, holes and release cuts)
- In the traditional multilayer PCB process, a bare board undergoes several finishing processes to ensure successful component placement and attachment via solder reflow. The main process steps involved are:
- 1. Solder masking: deposition of an insulator material to ensure that solder drops are confined and don't create a short between two adjacent pads. This also prevents contamination of the top surface.
- 2. Gold or Silver coating on the exposed pads to ensure good solder-ability to the underlying copper (which oxidizes otherwise).
- 3. Solder paste printing: placing solder paste drops on the pads.
- 4. Component placement according to the layout—usually done by a robot.
- 5. Reflow furnace soldering: hot air oven with a defined temperature profile (according to the solder used and loaded board heat capacity) to ensure that the components are solidly connected to the board.
- With the exception of step 4, the system in accordance with an embodiment of the invention is able to perform all of these steps, or equivalent ones, to allow the creation of a fully assembled board. It is further within provision of the invention to employ a pick-and-place robot to perform step 4 and thereby allow for a full end-to-end PCB prototyping device.
- 1. Solder masking: instead of insulator deposition, a thin insulating sheet can be placed on top of the upper layer, in the same way as described for our stacking process (see
FIG. 5 ). - 2. The conductive material described (
FIG. 3 ) is not oxidation prone and contains a significant volume of solder, which enables very good adhesion to the solder in the soldering step. This may eliminate the need for gold or silver coating when using our system. - 3. Solder paste printing: our system is capable of depositing solder in discrete locations as described in the System section.
- 4. Placement: requires dedicated equipment which may be incorporated in the invention.
- 5. Reflow: the system is capable of creating a well-defined temperature profile using the heater used for the sintering process (
FIG. 1 ). - It is within provision of the invention that the PCB can be made flexible. This ultimately depends on the type of adhesive used. Acrylic adhesive will give a flexible PCB while prepreg adhesion will result in a rigid one.
- Such flexible PCBs will find use in a number of applications such as flexible displays, wearable electronics, hinged or otherwise movable parts, energy harvesting devices, and others.
- The foregoing description and illustrations of the embodiments of the invention has been presented for the purposes of illustration. It is not intended to be exhaustive or to limit the invention to the above description in any form.
- Any term that has been defined above and used in the claims, should be interpreted according to this definition.
- The reference numbers in the claims are not a part of the claims, but rather used for facilitating the reading thereof. These reference numbers should not be interpreted as limiting the claims in any form.
Claims (13)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/566,013 US10446412B2 (en) | 2015-04-13 | 2016-04-12 | Printing of multi-layer circuits |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201562146452P | 2015-04-13 | 2015-04-13 | |
PCT/IL2016/050382 WO2016166751A1 (en) | 2015-04-13 | 2016-04-12 | Printing of multi-layer circuits |
US15/566,013 US10446412B2 (en) | 2015-04-13 | 2016-04-12 | Printing of multi-layer circuits |
Publications (2)
Publication Number | Publication Date |
---|---|
US20180114703A1 true US20180114703A1 (en) | 2018-04-26 |
US10446412B2 US10446412B2 (en) | 2019-10-15 |
Family
ID=57126462
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/566,013 Expired - Fee Related US10446412B2 (en) | 2015-04-13 | 2016-04-12 | Printing of multi-layer circuits |
Country Status (4)
Country | Link |
---|---|
US (1) | US10446412B2 (en) |
EP (1) | EP3284326A4 (en) |
IL (1) | IL254901A0 (en) |
WO (1) | WO2016166751A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180206341A1 (en) * | 2017-01-12 | 2018-07-19 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Device having a substrate configured to be thermoformed coupled to an electrically conductive member |
US20190295857A1 (en) * | 2018-03-26 | 2019-09-26 | Intel IP Corporation | Carrier substrate for a semiconductor device and a method for forming a carrier substrate for a semiconductor device |
WO2020086863A1 (en) * | 2018-10-25 | 2020-04-30 | Jabil Inc. | Printing of multilayer circuits on graphics |
US10813224B2 (en) | 2016-06-10 | 2020-10-20 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Device with electrically conducting track and method for fabricating the device |
CN112989754A (en) * | 2021-03-29 | 2021-06-18 | 武汉大学 | Multi-scale coupling simulation method for flexible printed circuit board etching process |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018207177A1 (en) * | 2017-05-07 | 2018-11-15 | Printcb Ltd. | Method and kit for attaching metallic surfaces |
KR20200131264A (en) * | 2018-03-15 | 2020-11-23 | 프린트씨비 리미티드 | 2-component printable conductive composition |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5716663A (en) * | 1990-02-09 | 1998-02-10 | Toranaga Technologies | Multilayer printed circuit |
US6268920B1 (en) * | 1999-03-11 | 2001-07-31 | Olec Corporation | Registration of sheet materials using statistical targets and method |
US20010028454A1 (en) * | 2000-04-06 | 2001-10-11 | Orbotech Ltd. | Optical inspection of laser vias |
US20140036469A1 (en) * | 2012-08-03 | 2014-02-06 | Ching-Chang Wang | Protection Device for Mobile Apparatus with Bluetooth Earphone |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2458202B1 (en) | 1976-07-21 | 1985-10-25 | Shipley Co | METHOD, MATERIAL AND APPARATUS FOR MANUFACTURING PRINTED CIRCUITS |
CA2196024A1 (en) | 1996-02-28 | 1997-08-28 | Craig N. Ernsberger | Multilayer electronic assembly utilizing a sinterable composition and related method of forming |
EP0933010B1 (en) * | 1996-08-16 | 2002-01-23 | Hugh P. Craig | Printable compositions, and their application to dielectric surfaces used in the manufacture of printed circuit boards |
AU3869000A (en) | 1999-04-01 | 2000-10-23 | Ormet Corporation | Methods to produce robust multilayer circuitry for electronic packaging |
US7115218B2 (en) | 2001-06-28 | 2006-10-03 | Parelec, Inc. | Low temperature method and composition for producing electrical conductors |
US8334464B2 (en) * | 2005-01-14 | 2012-12-18 | Cabot Corporation | Optimized multi-layer printing of electronics and displays |
US7341680B2 (en) | 2005-03-02 | 2008-03-11 | Hewlett-Packard Development Company, L.P. | Printable composition with nanostructures of first and second types |
JP5426246B2 (en) | 2009-04-23 | 2014-02-26 | パナソニック株式会社 | Wiring board and manufacturing method thereof |
CN102783256B (en) | 2010-03-02 | 2015-07-01 | 株式会社德山 | Method for manufacturing a metallized substrate |
KR20140051312A (en) | 2011-08-19 | 2014-04-30 | 후지필름 가부시키가이샤 | Conductive pattern, method for forming the same, printed wiring board, and manufacturing method of the same |
US9005330B2 (en) * | 2012-08-09 | 2015-04-14 | Ormet Circuits, Inc. | Electrically conductive compositions comprising non-eutectic solder alloys |
-
2016
- 2016-04-12 EP EP16779707.5A patent/EP3284326A4/en not_active Withdrawn
- 2016-04-12 WO PCT/IL2016/050382 patent/WO2016166751A1/en active Application Filing
- 2016-04-12 US US15/566,013 patent/US10446412B2/en not_active Expired - Fee Related
-
2017
- 2017-10-03 IL IL254901A patent/IL254901A0/en unknown
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5716663A (en) * | 1990-02-09 | 1998-02-10 | Toranaga Technologies | Multilayer printed circuit |
US6268920B1 (en) * | 1999-03-11 | 2001-07-31 | Olec Corporation | Registration of sheet materials using statistical targets and method |
US20010028454A1 (en) * | 2000-04-06 | 2001-10-11 | Orbotech Ltd. | Optical inspection of laser vias |
US20140036469A1 (en) * | 2012-08-03 | 2014-02-06 | Ching-Chang Wang | Protection Device for Mobile Apparatus with Bluetooth Earphone |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10813224B2 (en) | 2016-06-10 | 2020-10-20 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Device with electrically conducting track and method for fabricating the device |
US20180206341A1 (en) * | 2017-01-12 | 2018-07-19 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Device having a substrate configured to be thermoformed coupled to an electrically conductive member |
US11019729B2 (en) * | 2017-01-12 | 2021-05-25 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Device having a substrate configured to be thermoformed coupled to an electrically conductive member |
US20190295857A1 (en) * | 2018-03-26 | 2019-09-26 | Intel IP Corporation | Carrier substrate for a semiconductor device and a method for forming a carrier substrate for a semiconductor device |
US10658201B2 (en) * | 2018-03-26 | 2020-05-19 | Intel IP Corporation | Carrier substrate for a semiconductor device and a method for forming a carrier substrate for a semiconductor device |
WO2020086863A1 (en) * | 2018-10-25 | 2020-04-30 | Jabil Inc. | Printing of multilayer circuits on graphics |
US12052832B2 (en) | 2018-10-25 | 2024-07-30 | Jabil Inc. | Printing of multilayer circuits on graphics |
CN112989754A (en) * | 2021-03-29 | 2021-06-18 | 武汉大学 | Multi-scale coupling simulation method for flexible printed circuit board etching process |
Also Published As
Publication number | Publication date |
---|---|
IL254901A0 (en) | 2017-12-31 |
US10446412B2 (en) | 2019-10-15 |
EP3284326A4 (en) | 2019-04-24 |
WO2016166751A1 (en) | 2016-10-20 |
EP3284326A1 (en) | 2018-02-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10446412B2 (en) | Printing of multi-layer circuits | |
US6237218B1 (en) | Method and apparatus for manufacturing multilayered wiring board and multi-layered wiring board | |
KR940009175B1 (en) | Multi-printed wiring board | |
US8158503B2 (en) | Multilayer interconnection substrate and method of manufacturing the same | |
US5329695A (en) | Method of manufacturing a multilayer circuit board | |
US5309629A (en) | Method of manufacturing a multilayer circuit board | |
JP2004311927A (en) | Manufacturing method for multilayer printed-circuit board | |
EP1928218A1 (en) | Flexible printed wiring board and method for manufacturing same | |
CN103404239A (en) | Multilayered wired substrate and method for producing the same | |
US20120160554A1 (en) | Multilayer printed circuit board and method for making same | |
EP1404167A1 (en) | Method for producing multilayer wiring circuit board | |
US10462911B2 (en) | High-current transmitting method utilizing printed circuit board | |
JP2005039158A (en) | Module with built-in component and method of manufacturing the same | |
US7810232B2 (en) | Method of manufacturing a circuit board | |
JP6885422B2 (en) | Resin substrate and electronic equipment | |
KR100734244B1 (en) | Multilayer printed circuit board and fabricating method thereof | |
CN113179597A (en) | Rigid-flexible circuit board and manufacturing method thereof | |
CN118201251B (en) | Manufacturing method of third-order blind buried hole printed board | |
US20050062587A1 (en) | Method and structure of a substrate with built-in via hole resistors | |
JP7430494B2 (en) | Connection hole forming method for multilayer wiring board and method for manufacturing multilayer wiring board using the same | |
Willis | Basic printed circuit board manufacture | |
US11432402B2 (en) | Flipped-conductor-patch lamination for ultra fine-line substrate creation | |
JP2007189043A (en) | Wiring board and its manufacturing method | |
JP4962175B2 (en) | Printed wiring board | |
EP1259102B1 (en) | Multi-layer printed circuit bare board enabling higher density wiring and a method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: PRINTCB LTD., ISRAEL Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KARNI, YIFTAH;DAREN, STEVE;REEL/FRAME:043852/0977 Effective date: 20171006 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20231015 |