US20180061466A1 - Semiconductor memory system and operating method thereof - Google Patents
Semiconductor memory system and operating method thereof Download PDFInfo
- Publication number
- US20180061466A1 US20180061466A1 US15/690,519 US201715690519A US2018061466A1 US 20180061466 A1 US20180061466 A1 US 20180061466A1 US 201715690519 A US201715690519 A US 201715690519A US 2018061466 A1 US2018061466 A1 US 2018061466A1
- Authority
- US
- United States
- Prior art keywords
- state transition
- data cell
- target data
- circuit
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1673—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1675—Writing or programming circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1677—Verifying circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/004—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0064—Verifying circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/004—Reading or sensing circuits or methods
- G11C2013/0054—Read is performed on a reference element, e.g. cell, and the reference sensed value is used to compare the sensed value of the selected cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0064—Verifying circuits or methods
- G11C2013/0066—Verify correct writing whilst writing is in progress, e.g. by detecting onset or cessation of current flow in cell and using the detector output to terminate writing
Definitions
- Exemplary embodiments of the present invention relate to a memory device, and a method for operating the memory device.
- a Random Access Memory may be a volatile memory or a non-volatile memory. Whereas a volatile RAM loses data stored therein whenever the power supply is cut off, a non-volatile RAM may retain its memory contents even though the power supply is cut off.
- the non-volatile RAM has the advantage of retaining data even though the power supply is cut off, the non-volatile RAM may generally require longer time to perform a read operation and/or a write operation than the volatile RAM.
- a magneto-resistive Random Access Memory is a non-volatile memory whose read/write time is as fast as the volatile memory. Differently from the typical RAM technology that stores data based on the electric charges or current flows the MRAM may store data based on the magnetic currents.
- FIGS. 1A and 1B are perspective views of a Magnetic Tunnel Junction (MTJ), and FIGS. 2A and 2B illustrate a structure of an MRAM cell.
- MTJ Magnetic Tunnel Junction
- the MRAM cell may include an MTJ and a transistor MN.
- One end of the MTJ may be coupled to a bit line BL while the other end of the MTJ may be coupled to the drain of the transistor MN.
- the gate of the transistor MN may be coupled to a word line WL.
- the source of the transistor MN may be coupled to a source line SL.
- the MTJ may include a pinned layer 100 , a tunnel barrier layer 102 , and a free layer 104 .
- the pinned layer 100 and the free layer 104 may be formed of a ferroelectric material, and may individually have a magnetization direction.
- the pinned layer 100 and the free layer 104 may be isolated from each other by the tunnel barrier layer 102 .
- the pinned layer 100 may have a particular polarity, and the polarity of the free layer 104 may be freely changed to coincide with the polarity of an applied external field.
- the change in the polarity of the free layer 104 may change the resistance of the MTJ.
- the MTJ may have a low resistance.
- the MTJ may have a high resistance.
- the data stored in a data cell may become ‘0’ or ‘1’, according to the resistance state of the MTJ.
- MRAM cells may be formed in the form of an array, and a memory device may include a plurality of arrays.
- an MRAM device may include a read circuit and a write circuit separately, or include one circuit that integrates the read circuit and the write circuit.
- a memory device that includes a read circuit and a write circuit separately may detect whether or not the state transition of a data cell has occurred only at a predetermined temporal or short interval. Therefore, if the state transition of the data cell occurs at a moment between detection operations, the write operation cannot stop and repeats until the state transition of the data cell is detected.
- a memory device that includes read and write circuits integrated therein does not detect whether or not a state transition of a data has occurred. Instead, the memory device keeps performing a write operation for a time sufficient to secure the state transition of a data cell, and then stops the write operation, without performing any detection operation.
- Embodiments of the present invention are directed to a memory device and an operating method thereof capable of stopping a write operation when a state transition of a data cell occurs.
- the memory device may have an integrated read and write circuit.
- the memory device may detect when a state transition of a data cell occurs during a write operation and stop the write operation. The detection of a state transition may be made substantially instantly or much faster than conventional technology.
- the memory device may be an MRAM.
- a semiconductor memory system includes: a memory device including a plurality of data cells; a read/write circuit suitable for performing a write operation to a target data cell among the data cells; and a state transition recognition circuit suitable for detecting a state transition of the target data cell, and ending the write operation according to the detection result of the state transition of the target data cell.
- the data cells may include a reference cell having a reference resistance.
- the state transition recognition circuit may end the write operation by providing a state transition recognition signal to the read/write circuit.
- the state transition recognition circuit may end the write operation by providing the read/write circuit with the state transition recognition signal, which has a first logic level to deactivate the read/write circuit according to the detection result of the state transition of the target data cell.
- the state transition recognition circuit may detect the state transition of the target data cell by comparing a resistance of the target data cell with the reference resistance of the reference cell.
- the state transition recognition circuit may provide the read/write circuit with the state transition recognition signal of the first logic level.
- the state transition recognition circuit may provide the read/write circuit with the state transition recognition signal of a second logic level.
- the state transition recognition circuit may become activated at a start of the write operation, and the state transition recognition circuit may become deactivated at a completion of the state transition of the target data cell.
- a plurality of data cells comprising: performing a write operation to a target data cell among the data cells; detecting a state transition of the target data cell; and ending the write operation according to the detection result of the state transition of the target data cell.
- the data cells may include a reference cell having a reference resistance.
- the ending of the write operation may include providing a state transition recognition signal to the read/write circuit.
- the ending of the write operation may include providing the read/write circuit with the state transition recognition signal, which has a first logic level to deactivate the read/write circuit according to the detection result of the state transition of the target data cell.
- the detecting of the state transition may include comparing a resistance of the target data cell with the reference resistance of the reference cell.
- the state transition recognition signal of the first logic level may be provided when a current state of the target data cell represents data to be written into the target data cell.
- the ending of the write operation may include providing the read/write circuit with the state transition recognition signal of a second logic level when the current state of the target data cell does not represent the data to be written into the target data cell.
- a state transition recognition circuit comprising: a comparator coupled to a read/write circuit which controls a write operation in a memory system, and a state transition recognition unit suitable for outputting a state transition recognition signal based on an output of the comparator, wherein the state transition recognition circuit decides whether to end a write operation of the read/write circuit.
- the comparator may output a comparison signal according to whether or not a current state of the target data cell represents data to be written into the target data cell.
- the state transition recognition unit may provide the read/write circuit with the state transition recognition signal, which has a first logic level to deactivate the read/write circuit.
- the state transition recognition unit may provide the read/write circuit with the state transition recognition signal of a second logic level.
- the state transition recognition circuit may become activated at a start of the write operation, the state transition recognition circuit may become deactivated at a completion of the state transition of the target data cell; and the comparator may compare a resistance of the target data cell with a reference resistance of a reference cell.
- the comparator may compare a resistance of the data cell with a reference resistance of a reference cell, and when astate of the data cell is different from a result of the write operation, the state transition recognition circuit may stop an operation of the read/write device.
- FIGS. 1A and 1B are perspective views of an MTJ.
- FIGS. 2A and 2B illustrate a structure of an MRAM cell.
- FIGS. 3A and 3B are block diagrams illustrating a magnetic resistive memory device according to a prior art.
- FIG. 4 is a block diagram illustrating a memory device in accordance with an embodiment of the present invention.
- FIGS. 5A to 5C are exemplary circuit diagrams illustrating the memory device shown in FIG. 4 .
- FIG. 6 is a waveform diagram illustrating states of signals of the memory device shown in FIG. 4 .
- a memory device e.g., a magnetic resistive memory device, may recognize transition of the state of a Magnetic Tunnel Junction (MTJ) that is included in a data cell.
- MTJ Magnetic Tunnel Junction
- the transition of the state of the MTJ may signify a change in the polarity of a free layer 104 .
- the change in the polarity of the free layer 104 may vary the resistance of the MTJ.
- FIGS. 3A and 3B are block diagrams illustrating a magnetic resistive memory device according to a prior art.
- FIG. 3A shows a magnetic resistive memory device including a read circuit 302 and a white circuit 301 that are realized separately.
- FIG. 3B shows a magnetic resistive memory device including a read circuit and a write circuit that are integrated.
- the magnetic resistive memory device may have to stop an ongoing write operation and check out whether the state transition of a data cell has occurred or not.
- the magnetic resistive memory device can detect whether the state transition of a data cell has occurred or not only at a predetermined temporal interval. Therefore, when the state transition of the data cell occurs between the detection operations of the predetermined interval, the write operation cannot stop until following detection operation is performed. In other words an existing magnetic resistive memory device cannot recognize the state transition of the MTJ during the ongoing write operation.
- the magnetic resistive memory device includes a read circuit and a write circuit that may be realized into a single circuit.
- the read circuit may be able to perform only a read operation for reading a data and may not be able to perform a read operation for detecting whether a state transition of a data cell has occurred or not. Therefore, the magnetic resistive memory device may not be able to recognize the state transition of the data cell.
- the memory device keeps performing a write operation for a sufficiently long time in order to secure the state transition of a data cell without the detection operation, and then stops the write operation. In this case, the overall delay of the write operation is increased and power is consumed unnecessarily.
- the present invention provides a memory device having an integrated read and write circuit and which is capable of stopping a write operation substantially instantly or much faster than conventional technology when a state transition of a data cell occurs.
- a semiconductor memory system which includes a memory device that includes a data cell, an integrated read/write circuit suitable for controlling a read operation and a write operation that are performed onto the data cell, and a state transition recognition circuit suitable for recognizing a state transition of the data cell where the write operation is performed.
- the state transition recognition circuit detects the state transition of the data cell where the write operation is performed, disables the read/write device and ends the write operation according to the state transition of the data cell.
- the memory device may include a reference cell having a reference resistance to be compared with a resistance of the data cell.
- the read/write device may decide whether to end the write operation or not based on a state transition recognition signal that is inputted to the read/write device.
- the state transition recognition signal may be outputted from the state transition recognition circuit and decide whether to perform a write operation or not in the read/write device.
- the state transition recognition circuit may compare the resistance of the data cell with the reference resistance of the reference cell and when a state of the data cell coincides with a result of the write operation, the state transition recognition circuit may output a state transition recognition signal for stopping the write operation of the read/write device.
- the state transition recognition circuit may compare the resistance of the data cell with the reference resistance of the reference cell, and when a state of the data cell is different from a result of the write operation, the state transition recognition circuit may output a state transition recognition signal for maintaining the write operation of the read/write device.
- the state transition recognition circuit may begin an operation when the write operation is performed, and when a state transition of the data cell where the write operation is performed occurs, the state transition recognition circuit may stop the operation.
- a state transition recognition circuit is provided that is suitable for deciding whether to end a write operation of a read/write device which controls a read operation and a write operation in a memory system.
- the state transition recognition circuit includes a comparator that is coupled to the read/write device, and a state transition recognition circuit suitable for outputting a state transition recognition signal based on an output of the comparator.
- the comparator may compare a data to be written in a selected data cell with a current state of the data cell that is selected according to a driving of the read/write device and output a comparison signal.
- the state transition recognition circuit may apply a state transition recognition signal for disabling the read/write device to the read/write device.
- the state transition recognition circuit may apply a state transition recognition signal for enabling the read/write device to the read/write device.
- the state transition recognition circuit may begin an operation when the write operation is performed, and stop the operation when a state transition of the data cell where the write operation is performed occurs.
- the comparator may compare a resistance of the data cell with a reference resistance of a reference cell, and when a state of the data cell coincides with a result of the write operation, the state transition recognition circuit may stop an operation of the read/write device.
- the comparator may compare a resistance of the data cell with a reference resistance of a reference cell, and when a state of the data cell is different from a result of the write operation, the state transition recognition circuit may stop an operation of the read/write device.
- FIG. 4 is a block diagram illustrating a memory device in accordance with an embodiment of the present invention.
- the memory device may be an MRAM.
- the memory device may include a memory cell circuit 450 , a read/write circuit 410 , and a state transition recognition circuit 420 .
- the memory cell circuit 450 may include a data cell unit 451 and a reference cell unit 455 .
- the data cell unit 451 may include a plurality of data cells that store data.
- the reference cell unit 455 may include a plurality of reference cells to be compared with different resistance values of the data cells of the data cell unit 451 .
- the read/write circuit 410 may perform a read operation and a write operation to the data cells of the data cell unit 451 in the memory cell circuit 450 .
- the state transition recognition circuit 420 may detect a state transition of a target data cell during a write operation in order to check whether an intended data is stored in the target data cell or not, and transfer to the read/write circuit 410 a state transition recognition signal representing the detection result.
- the read/write circuit 410 when the read/write circuit 410 receives the state transition recognition signal representing that the state transition of the target data cell has occurred during the write operation, the read/write circuit 410 may be disabled and end the write operation.
- the read/write circuit 410 may perform a read operation, and data of a data cell in the data cell unit 451 may be sensed by a sensing circuit (not shown).
- a sensing circuit all kinds of sensing circuits may be used as the sensing circuit as long as the sensing circuit is capable of sensing a data by detecting the resistance of a target data cell.
- FIGS. 5A to 5C are exemplary circuits illustrating an implementation of the memory device of FIG. 4 .
- FIGS. 5A to 5C are a single embodiment of the present invention, and, hence, should not limit the scope of the present invention.
- the data cell unit 451 may include at least one data cell. For the sake of convenience in description, it is described in FIG. 5A that the data cell unit 451 includes one data cell 453 .
- the data cell 453 may be selected by an eighth transistor T 8 and a ninth transistor T 9 , and the data cell 453 may be coupled to a source line SL by a 10 th transistor T 10 and an transistor T 11 .
- a fourth node n 4 between the eighth transistor T 8 and the ninth transistor T 9 may be coupled to a first node n 1 , which is a coupling node between the data cell unit 451 and the read/write circuit 410 , through a second switch S 2 , e.g., a transmission gate switch.
- a fifth node n 5 between the 10 th transistor T 10 and the 11 th transistor T 11 may be coupled to the first node n 1 through a first switch S 1 , e.g., a transmission gate switch.
- Current paths may be formed during a read operation and a write operation by the eighth to 11 th transistors T 8 , T 9 , T 10 and T 1 and the first and second switches S 1 and S 2 , which will be described later.
- the reference cell unit 455 may include at least one reference cell 457 .
- the reference cell unit 455 includes one reference cell 457 .
- the reference cell 457 may provide a reference voltage (resistance) during a read operation.
- the read/write circuit 410 ay perform a read operation and a write operation.
- the read/write circuit 410 may include a plurality of transistors T 1 to T 6 .
- a first transistor T 1 may be coupled to the data cell unit 451
- a second transistor T 2 may be coupled to the reference cell unit 455
- a write voltage Vwrite or a read voltage Vread may be applied to the gates of the first transistor T 1 and the second transistor T 2 .
- the first transistor T 1 and the second transistor T 2 may be turned on for read and write operations.
- a third transistor T 3 and a fifth transistor T 5 may be serially coupled between the first transistor T 1 and a power source voltage VDD.
- a fourth transistor T 4 and a sixth transistor T 6 may be serially coupled between the second transistor T 2 and the power source voltage VDD.
- the third transistor T 3 and the fourth transistor T 4 may have a mirror structure.
- a second node n 2 between the first transistor T 1 and the third transistor T 3 may be coupled to the state transition recognition circuit 420
- a third node n 3 between the second transistor T 2 and the fourth transistor T 4 may be coupled to the state transition recognition circuit 420 . Therefore, the voltages of the second node n 2 and the third node n 3 may be applied to the state transition recognition circuit 420 during a write operation, and the state transition recognition circuit 420 may detect the state transition of the data cell 453 based on the voltages of the second node n 2 and the third node n 3 .
- a reference bit line signal BL ref and a reference word line signal WL ref of a logic high level may be respectively applied to gates of the seventh and 12 th transistors T 7 and T 12 , between which the reference cell 457 is coupled. Therefore, the third node n 3 may have a voltage of the reference cell 457 during a write operation and a read operation and the current state of the reference cell 457 may be reflected into an inversion input terminal of a comparator 421 , which will be described later.
- a second state transition recognition signal ENb outputted from the state transition recognition circuit 420 may be applied to the gates of the fifth and sixth transistors T 5 and T 6 during a write operation.
- the second state transition recognition signal ENb may be an inverted signal of a first state transition recognition signal EN.
- the state transition recognition circuit 420 when the state transition recognition circuit 420 outputs the second state transition recognition signal ENb of a logic high level representing that the state transition of the data cell has occurred, the fifth and sixth transistors T 5 and T 6 may be turned off to disable the read/write circuit 410 . As a result, the write operation may stop.
- the state transition recognition circuit 420 when the state transition recognition circuit 420 outputs the second state transition recognition signal ENb of a logic low level representing that the state transition of the data cell has not occurred, the fifth and sixth transistors T 5 and T 6 may be turned on to enable the read/write circuit 410 . While the second state transition recognition signal ENb keeps a logic low level, the read/write circuit 410 may stay enabled, and thus the write operation may be performed continuously.
- the state transition recognition circuit 420 may include a comparator 421 and a state transition unit.
- the state transition unit may include third and fourth switches S 3 and S 4 , a D-flipflop 422 , an AND gate 423 , an OR gate 424 , and an inverter 425 .
- a non-inversion input terminal of the comparator 421 may be coupled to the second node n 2 , and an inversion input terminal of the comparator 421 may be coupled to the third node n 3 .
- the third switch S 3 may be coupled to one output terminal of the comparator 421 .
- the fourth switch S 4 may be coupled to the other output terminal of the comparator 421 .
- the D-flipflop 422 may prevent wasteful power consumption of the memory device.
- the D-flipflop 422 may perform a switching operation repeatedly in response to a clock CLK that is applied to the D-flipflop 422 .
- the clock CLK has a logic low level
- the D-flipflop 422 may not operate.
- state transition of the data cell occurs, the clock CLK may stay to the logic low level. As a result, the D-flipflop 422 may not operate. Since the state transition recognition circuit 420 may stop its operation when the state transition of the data cell occurs, the power consumption efficiency of the memory device may be improved.
- the clock CLK applied to the D-flipflop 422 may be generated through an AND operation to the first state transition recognition signal EN and a reference clock CLOCK. While the first state transition recognition signal EN has a logic high level before the state transition of the data cell occurs, the clock CLK may be the same as the reference clock CLOCK. Accordingly, the D-flipflop 422 may operate. Conversely, when the state transition of the data cell occurs, the first state transition recognition signal EN comes to have a logic low level and the clock CLK becomes disabled. Accordingly, the D-flipflop 422 may not operate. Therefore, the power consumption efficiency of the memory device may be increased due to the D-flipflop 422 .
- One input terminal of the AND gate 423 may be coupled to an output terminal of the D-flipflop 422 , and a write operation signal W EN may be inputted to the other input terminal of the AND gate 423 ,
- the write operation signal W EN may have a logic high level when a write operation is performed. When a write operation is not performed, the write operation signal W EN may have a logic low level.
- One input terminal of the OR gate 424 may be coupled to an output terminal of the AND gate 423 , and a sense signal SENSE may be inputted to the other input terminal of the OR gate 424 .
- the sense signal SENSE may be used to sense the current state of a target data cell during a write operation.
- the write operation signal W EN is enabled
- the sense signal SENSE may be enabled to have a logic high level.
- the logic level of the sense signal SENSE may transition from the logic high level to a logic low level.
- the transition of the sense signal SENSE may mean identification of the current state of the target data cell during a write operation. Therefore, the state transition of the target data cell may occur when the sense signal has a logic low level.
- a sensing circuit included in the memory device may enable the sense signal SENSE to a logic high level when the write operation signal W EN is enabled, and may disable the sense signal SENSE to a logic low level when identifying the current state of the target data cell during a write operation.
- the sensing circuit all kinds of sensing circuits may be used as the sensing circuit as long as the sensing circuit is capable of sensing the current state of the target data cell by detecting the resistance of the target data cell.
- the second state transition recognition signal ENb When the current state of the target data cell represents data to be written into the target data cell, the second state transition recognition signal ENb may have a logic high level and the write operation may end. Since the sense signal SENSE is provided to the OR gate 424 , the OR gate 424 may output a signal of a logic high level and thus the second state transition recognition signal ENb may have a logic low level regardless of the logic level of the sense signal SENSE while the current state of the target data cell does not represent data to be written into the target data cell.
- the inverter 425 may invert the output signal of the OR gate 424 and output the second state transition recognition signal ENb.
- the second state transition recognition signal ENb may be inputted to the gates of fifth and sixth transistors T 5 and T 6 of the read/write circuit 410 .
- a method for operating a semiconductor memory system includes: selecting a data cell included in a memory device; beginning a write operation for writing a data in the selected data cell; and when a state transition occurs in the selected data cell, detecting the state transition of the data cell and ending the write operation according to the state transition of the data cell, wherein the write operation is controlled by a read/write circuit that drives a read operation and a write operation, and when the state transition occurs in the selected data cell, the read/write circuit is disabled.
- whether the state transition of the selected data cell occurs or not may be decided by comparing a resistance of the selected data cell with a reference resistance of a reference cell.
- whether to end the write operation or not may be decided based on a state transition recognition signal.
- the state transition recognition signal may be generated from a moment when the write operation begins to a moment when the state transition of the selected data cell occurs.
- the resistance of the selected data cell may be compared with the reference resistance of the reference cell, and when a state of the data cell coincides with a result of the write operation, a state transition recognition signal for stopping the write operation of the read/write circuit may be outputted.
- the resistance of the selected data cell may be compared with the reference resistance of the reference cell, and when a state of the data cell is different from a result of the write operation, a state transition recognition signal for maintaining the write operation of the read/write circuit may be outputted.
- FIG. 5B illustrates a write operation of writing a data ‘0’ in the target data cell 453 .
- a bit line signal BL 0 and a word line signal WL 0 may be respectively inputted to the gates of the eighth and 10 th transistors T 8 and T 10 so as to select the target data cell 453 .
- the target data cell 453 may be selected based on the bit line signal BL 0 and the word line signal WL 0 .
- a ground voltage may be applied to the gate of the ninth transistor T 9 as an input signal INPUT, and the power source voltage VDD may be applied to the gate of the 11 th transistor T 11 as an inverted input signal INPUTb.
- the ninth transistor T 9 may be turned off, the 11 th transistor T 11 may be turned on and a current path may be formed through the second switch S 2 , the eighth transistor T 8 , the target data cell 453 , the 10 th transistor T 10 , and the 11 th transistor T 11 .
- a write voltage Vwrite may be inputted to the gates of the first and second transistors T 1 and T 2 .
- a data ‘0’ may be written in the target data cell 453 .
- the write operation signal W EN and the sense signal SENSE may be inputted to the AND gate 423 and the OR gate 424 , respectively.
- the write operation signal W EN and the sense signal SENSE may have a logic high level, e.g., ‘1’, individually.
- the voltages of the second node n 2 and the third node n 3 may be applied to the input terminals of the comparator 421 . In this way, the current state of the target data cel 453 may be reflected into the non-inversion input terminal of the comparator 421 , and the current state of the reference cell 457 may be reflected into the inversion input terminal of the comparator 421 .
- the comparator 421 , the third switch S 3 , and the fourth switch S 4 may output a comparison signal of a logic high level.
- the comparator 421 , the third switch S 3 , and the fourth switch S 4 may output the comparison signal of a logic low level.
- the AND gate 423 and the OR gate 424 may output a signal of a logic high level and the second state transition recognition signal ENb may have a logic low level. Therefore, the fifth and sixth transistors T 5 and T 6 of the read/write circuit 410 may be maintained to be enabled and the write operation may be performed continuously.
- the AND gate 423 may output a signal of a logic low level.
- the OR gate 424 may output a signal of a logic low level and the second state transition recognition signal ENb may have a logic high level. Therefore, the fifth and sixth transistors T 5 and T 6 of the read/write circuit 410 may be disabled and the write operation may stop. In short, when the state transition of the target data cell 453 occurs, the write operation may end, which may lead to remarkable decrease in the power consumption.
- FIG. 5C illustrates a write operation of writing a data ‘1’ in the target data cell 453 .
- a bit line signal 8 L 0 and a word line signal WL 0 may be respectively inputted to the gates of the eighth and 10 th transistors T 8 and T 10 so as to select the target data cell 453 .
- the target data cell 453 may be selected based on the bit line signal BL 0 and the word line signal WL 0 .
- the power source voltage VDD may be applied to the gate of the ninth transistor T 9 as the input signal INPUT, and the ground voltage may be applied to the gate of the 11 th transistor T 11 as the inverted input signal INPUTb.
- the 11 th transistor T 11 may be turned off, the ninth transistor T 9 may be turned on and a current path may be formed through the first switch S 1 , the 10 th transistor T 10 , the target data cell 453 , the eighth transistor T 8 and the ninth transistor T 9 .
- a write voltage Vwrite may be inputted to the gates of the first and second transistors T 1 and T 2 .
- a data ‘1’ may be written in the target data cell 453 .
- the write operation signal W EN and the sense signal SENSE of logic high levels may be inputted to the AND gate 423 and the OR gate 424 respectively.
- the voltages of the second node n 2 and the third node n 3 may be applied to the input terminals of the comparator 421 . In this way, the current state of the target data cell 453 may be reflected into the non-inversion input terminal of the comparator 421 , and the current state of the reference cell 457 may be reflected into the inversion input terminal of the comparator 421 .
- the comparator 421 , the third switch S 3 , and the fourth switch S 4 may output a comparison signal of a logic high level.
- the comparator 421 , the third switch S 3 , and the fourth switch S 4 may output a comparison signal of a logic low level.
- the comparator 421 , the third switch S 3 , and the fourth switch S 4 output the comparison signal of a logic high level
- the AND gate 423 and the OR gate 424 may output a signal of a logic high level
- the second state transition recognition signal ENb may have a logic low level. Therefore, the fifth and sixth transistors T 5 and T 6 of the read/write circuit 410 may be maintained to be enabled and the write operation may be performed continuously.
- the AND gate 423 may output a signal of a logic low level.
- the OR gate 424 may output a signal of a logic low level and the second state transition recognition signal ENb may have a logic high level. Therefore, the fifth and sixth transistors T 5 and T 6 of the read/write circuit 410 may be disabled and the write operation may stop. In short, when the state transition of the target data cell 453 occurs, the write operation may end, which may lead to remarkable decrease in the power consumption.
- FIG. 6 is a waveform diagram illustrating states of signals of the memory device of FIG. 4 .
- the x axis may represent time based on the unit of ns, and the y axis may represent voltage based on the unit of V.
- the write operation may begin.
- 0V When the write operation is an operation of writing a data ‘0’ in the target data cell 453 , 0V may be applied to the memory device as the input signal INPUT.
- the inverted input signal INPUTb may have a voltage level of the power source voltage VDD.
- the power source voltage VDD When the write operation is an operation of writing a data ‘1’ in the target data cell 453 , the power source voltage VDD may be applied to the memory device as the input signal INPUT.
- the inverted input signal INPUTb may have a voltage level of 0V.
- the clock CLK, the write operation signal W EN , the sense signal SENSE, and the first state transition recognition signal EN may have a logic high level.
- the clock CLK is a result of an AND operation onto the first state transition recognition signal EN and the reference clock, the clock CLK may operate only in a section where the first state transition recognition signal EN has a logic high level.
- the write operation signal W EN may be inputted into the AND gate 423 of the state transition recognition circuit 420 , and the sense signal SENSE may be inputted into the OR gate 424 of the state transition recognition circuit 420 .
- the write operation signal W EN may have a logic high level when a write operation begins and write operation signal W EN may have a logic low level when a write operation ends.
- the sense signal SENSE may be used to sense the current state of a target data cell during a write operation.
- the sense signal SENSE may be enabled to have a logic high level.
- the logic level of the sense signal SENSE may transition from the logic high level to a logic low level.
- the transition of the sense signal SENSE may mean identification of the current state of the target data cell during a write operation. Therefore the state transition of the target data cell may occur when the sense signal has a logic low level.
- the clock CLK and the first state transition recognition signal EN may be disabled.
- the first state transition recognition signal EN may transition from a logic high level to a logic low level at approximately 29.0 ns, which is a moment approximately 3.0 ns passes from approximately 26.0 ns, which is a moment when the state transition of the data cell has occurred.
- the clock CLK may also be disabled after the state transition of the target data cell.
- the comparator 421 the third switch S 3 , and the fourth switch S 4 may output the comparison signal of a logic low level.
- the comparison signal may be inputted to the D-flipflop 422 , and the D-flipflop 422 may output a signal of a logic low level to the AND gate 423 .
- the AND gate 423 may output a signal of a logic low level to the OR gate 424 .
- the OR gate 424 may output the first state transition recognition signal EN of a logic low level.
- the inverter 425 may output the second state transition recognition signal ENb of a logic high level.
- the second state transition recognition signal ENb may be inputted to the fifth and sixth transistors T 5 and T 6 so as to stop the operation of the read/write circuit 410 .
- the read operation may be described with reference to FIG. 5B .
- the seventh transistor T 7 coupled to the reference cell 457 may be turned on.
- a reference bit line signal BL ref and a reference word line signal WL ref of a logic high level may be respectively applied to gates of the seventh and 12 th transistors T 7 and T 12 , between which the reference cell 457 is coupled. Therefore, the third node n 3 may have a voltage of the reference cell 457 during a write operation and a read operation and the current state of the reference cell 457 may be reflected into an inversion input terminal of a comparator 421 , which will be described later.
- the bit line signal BL 0 and a word line signal WL 0 may be respectively inputted to the gates of the eighth and 10 th transistors T 8 and T 10 so as to select the target data cell 453 .
- the target data cell 453 may be selected based on the bit line signal BL 0 and the word line signal WL 0 .
- a read operation may be performed regardless of the direction of a current. Therefore, in this embodiment of the present invention, a ground voltage (e.g., approximately 0 V) is applied as the input signal INPUT in order to form a general read current path, As a result, the ninth transistor T 9 may be turned off, the 11 th transistor T 11 may be turned on and a current path is formed through the second switch S 2 , the eighth transistor T 8 , the target data cell 423 , the 10 th transistor T 10 , and the 11 th transistor T 11 .
- a ground voltage e.g., approximately 0 V
- a read voltage Vread may be inputted to the gates of the first and second transistors T 1 and T 2 .
- the sense signal SENSE may be inputted to the OR gate 424 , and the write operation signal W EN having a logic low level may be inputted to the AND gate 423 .
- the read operation may be performed to the memory device only in a section where the sense signal SENSE has a logic high level.
- the comparator 421 may compare the voltage of the target data cell 453 with the voltage of the reference cell 457 and output a comparison signal based on the comparison result.
- the comparison signal may be outputted through the third and fourth switches S 3 and S 4 , and the D-flipflop 422 may output a predetermined signal corresponding to the inputted comparison signal.
- data may be read as a sensing circuit (not shown) senses the output of the comparator 421 , the output of the third switch S 3 , or the output of the D-flipflop 422 .
- each of the constituent elements may be figured out by its process.
- the process of the above-described embodiment of the present invention may be easily understood in terms of the constituent elements of a device.
- the technical description may be realized in the form of a program command that may be executed through diverse means of a computer and registered in a computer-readable recording medium.
- the computer-readable recording medium may include a program command, a data file, a data structure or a combination thereof.
- the program command recorded in the medium may be specifically designed or formed for the embodiments or known and available to those skilled in the field of computer software.
- the non-limiting examples of the computer-readable recording medium may include magnetic media such as a hard disk, a floppy disk and a magnetic tape, optical media such as a Compact Disk Read Only Memory (CD-ROM) and a Digital Versatile Disc (DVD), magneto-optical media such as a floptical disk, and hardware devices that are formed to store and execute program commands, such as a Read Only Memory (ROM) a Random Access Memory (RAM), and a flash memory.
- program commands may include not only machine language code that are generated by a compiler but also high-level language code that may be executed by a computer by using an interpreter.
- the hardware devices may be formed to operate as one or more softwaremodules to perform the operations described in the embodiments of the present invention, and vice versa.
- the memory device may effectively stop a write operation substantially instantly when the state transition of a data cell occurs, and an operating method of the memory device. Therefore, the memory device may reduce its power consumption during a write operation, which leads to increased durability thereof.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Mram Or Spin Memory Techniques (AREA)
Abstract
Description
- The present application claims priority of Korean Patent Application No. 10-2016-0110491, filed on Aug. 30, 2016, and Korean Patent Application No. 10-2016-0147219, filed on Nov. 7, 2016, and International Application No. PCT/KR2017/007187, filed on Jul. 5, 2017, which are incorporated herein by reference in its entirety.
- Exemplary embodiments of the present invention relate to a memory device, and a method for operating the memory device.
- A Random Access Memory (RAM) may be a volatile memory or a non-volatile memory. Whereas a volatile RAM loses data stored therein whenever the power supply is cut off, a non-volatile RAM may retain its memory contents even though the power supply is cut off.
- Although the non-volatile RAM has the advantage of retaining data even though the power supply is cut off, the non-volatile RAM may generally require longer time to perform a read operation and/or a write operation than the volatile RAM.
- A magneto-resistive Random Access Memory (MRAM) is a non-volatile memory whose read/write time is as fast as the volatile memory. Differently from the typical RAM technology that stores data based on the electric charges or current flows the MRAM may store data based on the magnetic currents.
-
FIGS. 1A and 1B are perspective views of a Magnetic Tunnel Junction (MTJ), andFIGS. 2A and 2B illustrate a structure of an MRAM cell. - Referring to
FIGS. 1A to 2B the MRAM cell may include an MTJ and a transistor MN. One end of the MTJ may be coupled to a bit line BL while the other end of the MTJ may be coupled to the drain of the transistor MN. The gate of the transistor MN may be coupled to a word line WL. The source of the transistor MN may be coupled to a source line SL. - The MTJ may include a
pinned layer 100, atunnel barrier layer 102, and afree layer 104. The pinnedlayer 100 and thefree layer 104 may be formed of a ferroelectric material, and may individually have a magnetization direction. Thepinned layer 100 and thefree layer 104 may be isolated from each other by thetunnel barrier layer 102. - The pinned
layer 100 may have a particular polarity, and the polarity of thefree layer 104 may be freely changed to coincide with the polarity of an applied external field. - The change in the polarity of the
free layer 104 may change the resistance of the MTJ. For example, when the polarities are aligned to the same direction as illustrated inFIG. 1A , the MTJ may have a low resistance. When the polarities are not aligned to the same direction as illustrated inFIG. 1B , the MTJ may have a high resistance. The data stored in a data cell may become ‘0’ or ‘1’, according to the resistance state of the MTJ. - MRAM cells may be formed in the form of an array, and a memory device may include a plurality of arrays.
- According to conventional technology, an MRAM device may include a read circuit and a write circuit separately, or include one circuit that integrates the read circuit and the write circuit. A memory device that includes a read circuit and a write circuit separately may detect whether or not the state transition of a data cell has occurred only at a predetermined temporal or short interval. Therefore, if the state transition of the data cell occurs at a moment between detection operations, the write operation cannot stop and repeats until the state transition of the data cell is detected.
- According to conventional technology, a memory device that includes read and write circuits integrated therein does not detect whether or not a state transition of a data has occurred. Instead, the memory device keeps performing a write operation for a time sufficient to secure the state transition of a data cell, and then stops the write operation, without performing any detection operation.
- To sum up, since the conventional MRAM device continues to perform a write operation even though state transition of the data cell has occurred, power is unnecessarily consumed during the write operation.
- Embodiments of the present invention are directed to a memory device and an operating method thereof capable of stopping a write operation when a state transition of a data cell occurs. The memory device may have an integrated read and write circuit. The memory device may detect when a state transition of a data cell occurs during a write operation and stop the write operation. The detection of a state transition may be made substantially instantly or much faster than conventional technology. The memory device may be an MRAM.
- In accordance with an embodiment of the present invention, a semiconductor memory system includes: a memory device including a plurality of data cells; a read/write circuit suitable for performing a write operation to a target data cell among the data cells; and a state transition recognition circuit suitable for detecting a state transition of the target data cell, and ending the write operation according to the detection result of the state transition of the target data cell.
- The data cells may include a reference cell having a reference resistance.
- The state transition recognition circuit may end the write operation by providing a state transition recognition signal to the read/write circuit.
- The state transition recognition circuit may end the write operation by providing the read/write circuit with the state transition recognition signal, which has a first logic level to deactivate the read/write circuit according to the detection result of the state transition of the target data cell.
- The state transition recognition circuit may detect the state transition of the target data cell by comparing a resistance of the target data cell with the reference resistance of the reference cell.
- When a current state of the target data cell represents data to be written into the target data cell, the state transition recognition circuit may provide the read/write circuit with the state transition recognition signal of the first logic level.
- When the current state of the target data cell does not represent the data to be written into the target data cell, the state transition recognition circuit may provide the read/write circuit with the state transition recognition signal of a second logic level.
- The state transition recognition circuit may become activated at a start of the write operation, and the state transition recognition circuit may become deactivated at a completion of the state transition of the target data cell.
- In accordance with another embodiment of the present invention, a plurality of data cells, the method comprising: performing a write operation to a target data cell among the data cells; detecting a state transition of the target data cell; and ending the write operation according to the detection result of the state transition of the target data cell.
- The data cells may include a reference cell having a reference resistance.
- The ending of the write operation may include providing a state transition recognition signal to the read/write circuit.
- The ending of the write operation may include providing the read/write circuit with the state transition recognition signal, which has a first logic level to deactivate the read/write circuit according to the detection result of the state transition of the target data cell.
- The detecting of the state transition may include comparing a resistance of the target data cell with the reference resistance of the reference cell.
- The state transition recognition signal of the first logic level may be provided when a current state of the target data cell represents data to be written into the target data cell.
- The ending of the write operation may include providing the read/write circuit with the state transition recognition signal of a second logic level when the current state of the target data cell does not represent the data to be written into the target data cell.
- In accordance with another embodiment of the present invention, a state transition recognition circuit comprising: a comparator coupled to a read/write circuit which controls a write operation in a memory system, and a state transition recognition unit suitable for outputting a state transition recognition signal based on an output of the comparator, wherein the state transition recognition circuit decides whether to end a write operation of the read/write circuit.
- The comparator may output a comparison signal according to whether or not a current state of the target data cell represents data to be written into the target data cell.
- When the current state of the target data cell represents data to be written into the target data cell, the state transition recognition unit may provide the read/write circuit with the state transition recognition signal, which has a first logic level to deactivate the read/write circuit.
- When the current state of the target data cell does not represent the data to be written into the target data cell, the state transition recognition unit may provide the read/write circuit with the state transition recognition signal of a second logic level.
- The state transition recognition circuit may become activated at a start of the write operation, the state transition recognition circuit may become deactivated at a completion of the state transition of the target data cell; and the comparator may compare a resistance of the target data cell with a reference resistance of a reference cell.
- The comparator may compare a resistance of the data cell with a reference resistance of a reference cell, and when astate of the data cell is different from a result of the write operation, the state transition recognition circuit may stop an operation of the read/write device.
-
FIGS. 1A and 1B are perspective views of an MTJ. -
FIGS. 2A and 2B illustrate a structure of an MRAM cell. -
FIGS. 3A and 3B are block diagrams illustrating a magnetic resistive memory device according to a prior art. -
FIG. 4 is a block diagram illustrating a memory device in accordance with an embodiment of the present invention. -
FIGS. 5A to 5C are exemplary circuit diagrams illustrating the memory device shown inFIG. 4 . -
FIG. 6 is a waveform diagram illustrating states of signals of the memory device shown inFIG. 4 . - Exemplary embodiments of the present invention will be described below in more detail with reference to the accompanying drawings. The present invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the present invention to those skilled in the art. Throughout the disclosure, like reference numerals refer to like parts throughout the various figures and embodiments of the present invention.
- The singular expression appearing in this patent specification may include plural as well, if it is described otherwise in the context. Throughout the specification, the terms ‘comprise’ and ‘include’ should not be construed to necessarily including all the constituent elements or steps described in the specification, and they should be construed to not only including all the constituent elements or steps but also including some of the constituent elements or steps or further including additional constituent elements or steps. The terms ‘unit’ and ‘module’ are used interchangeably, may process at least one function or operation, and may be realized in the form of hardware or software, or a combination of hardware and software.
- A memory device, e.g., a magnetic resistive memory device, may recognize transition of the state of a Magnetic Tunnel Junction (MTJ) that is included in a data cell. Referring back to
FIG. 1 , the transition of the state of the MTJ may signify a change in the polarity of afree layer 104. The change in the polarity of thefree layer 104 may vary the resistance of the MTJ. -
FIGS. 3A and 3B are block diagrams illustrating a magnetic resistive memory device according to a prior art. -
FIG. 3A shows a magnetic resistive memory device including a readcircuit 302 and awhite circuit 301 that are realized separately.FIG. 3B shows a magnetic resistive memory device including a read circuit and a write circuit that are integrated. - Referring to
FIG. 3A , for the magnetic resistive memory device to recognize the state transition of the MTJ, the magnetic resistive memory device may have to stop an ongoing write operation and check out whether the state transition of a data cell has occurred or not. According to conventional technology, the magnetic resistive memory device can detect whether the state transition of a data cell has occurred or not only at a predetermined temporal interval. Therefore, when the state transition of the data cell occurs between the detection operations of the predetermined interval, the write operation cannot stop until following detection operation is performed. In other words an existing magnetic resistive memory device cannot recognize the state transition of the MTJ during the ongoing write operation. - Referring to
FIG. 3B , the magnetic resistive memory device includes a read circuit and a write circuit that may be realized into a single circuit. The read circuit may be able to perform only a read operation for reading a data and may not be able to perform a read operation for detecting whether a state transition of a data cell has occurred or not. Therefore, the magnetic resistive memory device may not be able to recognize the state transition of the data cell. Hence the memory device keeps performing a write operation for a sufficiently long time in order to secure the state transition of a data cell without the detection operation, and then stops the write operation. In this case, the overall delay of the write operation is increased and power is consumed unnecessarily. - The present invention provides a memory device having an integrated read and write circuit and which is capable of stopping a write operation substantially instantly or much faster than conventional technology when a state transition of a data cell occurs.
- In accordance with an embodiment of the present invention, a semiconductor memory system is provided which includes a memory device that includes a data cell, an integrated read/write circuit suitable for controlling a read operation and a write operation that are performed onto the data cell, and a state transition recognition circuit suitable for recognizing a state transition of the data cell where the write operation is performed. The state transition recognition circuit detects the state transition of the data cell where the write operation is performed, disables the read/write device and ends the write operation according to the state transition of the data cell.
- The memory device may include a reference cell having a reference resistance to be compared with a resistance of the data cell.
- The read/write device may decide whether to end the write operation or not based on a state transition recognition signal that is inputted to the read/write device.
- The state transition recognition signal may be outputted from the state transition recognition circuit and decide whether to perform a write operation or not in the read/write device.
- The state transition recognition circuit may compare the resistance of the data cell with the reference resistance of the reference cell and when a state of the data cell coincides with a result of the write operation, the state transition recognition circuit may output a state transition recognition signal for stopping the write operation of the read/write device.
- The state transition recognition circuit may compare the resistance of the data cell with the reference resistance of the reference cell, and when a state of the data cell is different from a result of the write operation, the state transition recognition circuit may output a state transition recognition signal for maintaining the write operation of the read/write device.
- The state transition recognition circuit may begin an operation when the write operation is performed, and when a state transition of the data cell where the write operation is performed occurs, the state transition recognition circuit may stop the operation.
- In accordance with another embodiment of the present invention, a state transition recognition circuit is provided that is suitable for deciding whether to end a write operation of a read/write device which controls a read operation and a write operation in a memory system. The state transition recognition circuit includes a comparator that is coupled to the read/write device, and a state transition recognition circuit suitable for outputting a state transition recognition signal based on an output of the comparator.
- The comparator may compare a data to be written in a selected data cell with a current state of the data cell that is selected according to a driving of the read/write device and output a comparison signal.
- When the state transition recognition circuit decides based on the outputted comparison signal that a data to be written in the selected data cell coincides with a current state of the selected data cell, the state transition recognition circuit may apply a state transition recognition signal for disabling the read/write device to the read/write device.
- When the state transition recognition circuit decides based on the outputted comparison signal that a data to be written in the selected data cell is different from a current state of the selected data cell, the state transition recognition circuit may apply a state transition recognition signal for enabling the read/write device to the read/write device.
- The state transition recognition circuit may begin an operation when the write operation is performed, and stop the operation when a state transition of the data cell where the write operation is performed occurs.
- The comparator may compare a resistance of the data cell with a reference resistance of a reference cell, and when a state of the data cell coincides with a result of the write operation, the state transition recognition circuit may stop an operation of the read/write device.
- The comparator may compare a resistance of the data cell with a reference resistance of a reference cell, and when a state of the data cell is different from a result of the write operation, the state transition recognition circuit may stop an operation of the read/write device.
- In this specification, it is assumed that the voltage of the data cell and the resistance of the data cell are expressed in an equal manner. The same applies to the reference cell.
-
FIG. 4 is a block diagram illustrating a memory device in accordance with an embodiment of the present invention. The memory device may be an MRAM. - The memory device may include a
memory cell circuit 450, a read/write circuit 410, and a statetransition recognition circuit 420. Thememory cell circuit 450 may include adata cell unit 451 and areference cell unit 455. - The
data cell unit 451 may include a plurality of data cells that store data. Thereference cell unit 455 may include a plurality of reference cells to be compared with different resistance values of the data cells of thedata cell unit 451. - The read/
write circuit 410 may perform a read operation and a write operation to the data cells of thedata cell unit 451 in thememory cell circuit 450. - The state
transition recognition circuit 420 may detect a state transition of a target data cell during a write operation in order to check whether an intended data is stored in the target data cell or not, and transfer to the read/write circuit 410 a state transition recognition signal representing the detection result. - According to the embodiment of the present invention, when the read/
write circuit 410 receives the state transition recognition signal representing that the state transition of the target data cell has occurred during the write operation, the read/write circuit 410 may be disabled and end the write operation. - Meanwhile, the read/
write circuit 410 may perform a read operation, and data of a data cell in thedata cell unit 451 may be sensed by a sensing circuit (not shown). As for the sensing circuit, all kinds of sensing circuits may be used as the sensing circuit as long as the sensing circuit is capable of sensing a data by detecting the resistance of a target data cell. -
FIGS. 5A to 5C are exemplary circuits illustrating an implementation of the memory device ofFIG. 4 . - The circuit structures shown in
FIGS. 5A to 5C are a single embodiment of the present invention, and, hence, should not limit the scope of the present invention. - Referring to
FIG. 5A , thedata cell unit 451 may include at least one data cell. For the sake of convenience in description, it is described inFIG. 5A that thedata cell unit 451 includes onedata cell 453. - According to the embodiment of the present invention, the
data cell 453 may be selected by an eighth transistor T8 and a ninth transistor T9, and thedata cell 453 may be coupled to a source line SL by a 10th transistor T10 and an transistor T11. - A fourth node n4 between the eighth transistor T8 and the ninth transistor T9 may be coupled to a first node n1, which is a coupling node between the
data cell unit 451 and the read/write circuit 410, through a second switch S2, e.g., a transmission gate switch. - A fifth node n5 between the 10th transistor T10 and the 11th transistor T11 may be coupled to the first node n1 through a first switch S1, e.g., a transmission gate switch. Current paths may be formed during a read operation and a write operation by the eighth to 11th transistors T8, T9, T10 and T1 and the first and second switches S1 and S2, which will be described later.
- The
reference cell unit 455 may include at least onereference cell 457. For the sake of convenience in description, it is described inFIG. 5A that thereference cell unit 455 includes onereference cell 457. Thereference cell 457 may provide a reference voltage (resistance) during a read operation. - The read/
write circuit 410 ay perform a read operation and a write operation. - According to the embodiment of the present invention, the read/
write circuit 410 may include a plurality of transistors T1 to T6. - A first transistor T1 may be coupled to the
data cell unit 451, and a second transistor T2 may be coupled to thereference cell unit 455, A write voltage Vwrite or a read voltage Vread may be applied to the gates of the first transistor T1 and the second transistor T2. In other words, the first transistor T1 and the second transistor T2 may be turned on for read and write operations. - A third transistor T3 and a fifth transistor T5 may be serially coupled between the first transistor T1 and a power source voltage VDD. A fourth transistor T4 and a sixth transistor T6 may be serially coupled between the second transistor T2 and the power source voltage VDD.
- The third transistor T3 and the fourth transistor T4 may have a mirror structure. A second node n2 between the first transistor T1 and the third transistor T3 may be coupled to the state
transition recognition circuit 420, and a third node n3 between the second transistor T2 and the fourth transistor T4 may be coupled to the statetransition recognition circuit 420. Therefore, the voltages of the second node n2 and the third node n3 may be applied to the statetransition recognition circuit 420 during a write operation, and the statetransition recognition circuit 420 may detect the state transition of thedata cell 453 based on the voltages of the second node n2 and the third node n3. - During a write operation and a read operation, a reference bit line signal BLref and a reference word line signal WLref of a logic high level may be respectively applied to gates of the seventh and 12th transistors T7 and T12, between which the
reference cell 457 is coupled. Therefore, the third node n3 may have a voltage of thereference cell 457 during a write operation and a read operation and the current state of thereference cell 457 may be reflected into an inversion input terminal of acomparator 421, which will be described later. - According to the embodiment of the present invention, a second state transition recognition signal ENb outputted from the state
transition recognition circuit 420 may be applied to the gates of the fifth and sixth transistors T5 and T6 during a write operation. The second state transition recognition signal ENb may be an inverted signal of a first state transition recognition signal EN. - For example, when the state
transition recognition circuit 420 outputs the second state transition recognition signal ENb of a logic high level representing that the state transition of the data cell has occurred, the fifth and sixth transistors T5 and T6 may be turned off to disable the read/write circuit 410. As a result, the write operation may stop. - Also, when the state
transition recognition circuit 420 outputs the second state transition recognition signal ENb of a logic low level representing that the state transition of the data cell has not occurred, the fifth and sixth transistors T5 and T6 may be turned on to enable the read/write circuit 410. While the second state transition recognition signal ENb keeps a logic low level, the read/write circuit 410 may stay enabled, and thus the write operation may be performed continuously. - The state
transition recognition circuit 420 may include acomparator 421 and a state transition unit. The state transition unit may include third and fourth switches S3 and S4, a D-flipflop 422, an ANDgate 423, an ORgate 424, and aninverter 425. - A non-inversion input terminal of the
comparator 421 may be coupled to the second node n2, and an inversion input terminal of thecomparator 421 may be coupled to the third node n3. The third switch S3 may be coupled to one output terminal of thecomparator 421. The fourth switch S4 may be coupled to the other output terminal of thecomparator 421. - The D-
flipflop 422 may prevent wasteful power consumption of the memory device. The D-flipflop 422 may perform a switching operation repeatedly in response to a clock CLK that is applied to the D-flipflop 422. When the clock CLK has a logic low level, the D-flipflop 422 may not operate. When state transition of the data cell occurs, the clock CLK may stay to the logic low level. As a result, the D-flipflop 422 may not operate. Since the statetransition recognition circuit 420 may stop its operation when the state transition of the data cell occurs, the power consumption efficiency of the memory device may be improved. - For example, the clock CLK applied to the D-
flipflop 422 may be generated through an AND operation to the first state transition recognition signal EN and a reference clock CLOCK. While the first state transition recognition signal EN has a logic high level before the state transition of the data cell occurs, the clock CLK may be the same as the reference clock CLOCK. Accordingly, the D-flipflop 422 may operate. Conversely, when the state transition of the data cell occurs, the first state transition recognition signal EN comes to have a logic low level and the clock CLK becomes disabled. Accordingly, the D-flipflop 422 may not operate. Therefore, the power consumption efficiency of the memory device may be increased due to the D-flipflop 422. - One input terminal of the AND
gate 423 may be coupled to an output terminal of the D-flipflop 422, and a write operation signal WEN may be inputted to the other input terminal of the ANDgate 423, The write operation signal WEN may have a logic high level when a write operation is performed. When a write operation is not performed, the write operation signal WEN may have a logic low level. - One input terminal of the
OR gate 424 may be coupled to an output terminal of the ANDgate 423, and a sense signal SENSE may be inputted to the other input terminal of theOR gate 424. The sense signal SENSE may be used to sense the current state of a target data cell during a write operation. When the write operation signal WEN is enabled, the sense signal SENSE may be enabled to have a logic high level. When the current state of the target data cell is sensed, the logic level of the sense signal SENSE may transition from the logic high level to a logic low level. The transition of the sense signal SENSE may mean identification of the current state of the target data cell during a write operation. Therefore, the state transition of the target data cell may occur when the sense signal has a logic low level. Although not illustrated, a sensing circuit included in the memory device may enable the sense signal SENSE to a logic high level when the write operation signal WEN is enabled, and may disable the sense signal SENSE to a logic low level when identifying the current state of the target data cell during a write operation. As for the sensing circuit, all kinds of sensing circuits may be used as the sensing circuit as long as the sensing circuit is capable of sensing the current state of the target data cell by detecting the resistance of the target data cell. - When the current state of the target data cell represents data to be written into the target data cell, the second state transition recognition signal ENb may have a logic high level and the write operation may end. Since the sense signal SENSE is provided to the
OR gate 424, theOR gate 424 may output a signal of a logic high level and thus the second state transition recognition signal ENb may have a logic low level regardless of the logic level of the sense signal SENSE while the current state of the target data cell does not represent data to be written into the target data cell. - The
inverter 425 may invert the output signal of theOR gate 424 and output the second state transition recognition signal ENb. Herein, the second state transition recognition signal ENb may be inputted to the gates of fifth and sixth transistors T5 and T6 of the read/write circuit 410. - In accordance with another embodiment of the present invention, a method for operating a semiconductor memory system includes: selecting a data cell included in a memory device; beginning a write operation for writing a data in the selected data cell; and when a state transition occurs in the selected data cell, detecting the state transition of the data cell and ending the write operation according to the state transition of the data cell, wherein the write operation is controlled by a read/write circuit that drives a read operation and a write operation, and when the state transition occurs in the selected data cell, the read/write circuit is disabled.
- In the detecting of the state transition of the data cell and the ending of the write operation according to the state transition of the data cell, whether the state transition of the selected data cell occurs or not may be decided by comparing a resistance of the selected data cell with a reference resistance of a reference cell.
- In the detecting of the state transition of the data cell and the ending of the write operation according to the state transition of the data cell, whether to end the write operation or not may be decided based on a state transition recognition signal.
- The state transition recognition signal may be generated from a moment when the write operation begins to a moment when the state transition of the selected data cell occurs.
- In the detecting of the state transition of the data cell and the ending of the write operation according to the state transition of the data cell, the resistance of the selected data cell may be compared with the reference resistance of the reference cell, and when a state of the data cell coincides with a result of the write operation, a state transition recognition signal for stopping the write operation of the read/write circuit may be outputted.
- In the detecting of the state transition of the data cell and the ending of the write operation according to the state transition of the data cell, the resistance of the selected data cell may be compared with the reference resistance of the reference cell, and when a state of the data cell is different from a result of the write operation, a state transition recognition signal for maintaining the write operation of the read/write circuit may be outputted.
-
FIG. 5B illustrates a write operation of writing a data ‘0’ in thetarget data cell 453. - A bit line signal BL0 and a word line signal WL0 may be respectively inputted to the gates of the eighth and 10th transistors T8 and T10 so as to select the
target data cell 453. According to the embodiment of the present invention, thetarget data cell 453 may be selected based on the bit line signal BL0 and the word line signal WL0. To write a data ‘0’ in thetarget data cell 453, a ground voltage may be applied to the gate of the ninth transistor T9 as an input signal INPUT, and the power source voltage VDD may be applied to the gate of the 11th transistor T11 as an inverted input signal INPUTb. As a result, the ninth transistor T9 may be turned off, the 11th transistor T11 may be turned on and a current path may be formed through the second switch S2, the eighth transistor T8, thetarget data cell 453, the 10th transistor T10, and the 11th transistor T11. - To perform a write operation, a write voltage Vwrite may be inputted to the gates of the first and second transistors T1 and T2. As a result, a data ‘0’ may be written in the
target data cell 453. Subsequently, the write operation signal WEN and the sense signal SENSE may be inputted to the ANDgate 423 and theOR gate 424, respectively. The write operation signal WEN and the sense signal SENSE may have a logic high level, e.g., ‘1’, individually. - The voltages of the second node n2 and the third node n3 may be applied to the input terminals of the
comparator 421. In this way, the current state of thetarget data cel 453 may be reflected into the non-inversion input terminal of thecomparator 421, and the current state of thereference cell 457 may be reflected into the inversion input terminal of thecomparator 421. - When the current state of the target data cell does not represent data ‘0’ (that is, when the current state of the target data cell represent ‘1’), the
comparator 421, the third switch S3, and the fourth switch S4 may output a comparison signal of a logic high level. When the current state of the target data cell represents data ‘0’ (that is, when the current state of the data cell represents ‘0’), it means that the write operation is finished and thus thecomparator 421, the third switch S3, and the fourth switch S4 may output the comparison signal of a logic low level. - When the
comparator 421, the third switch S3, and the fourth switch S4 output the comparison signal of a logic high level, the ANDgate 423 and theOR gate 424 may output a signal of a logic high level and the second state transition recognition signal ENb may have a logic low level. Therefore, the fifth and sixth transistors T5 and T6 of the read/write circuit 410 may be maintained to be enabled and the write operation may be performed continuously. - Conversely, when, the
comparator 421, the third switch S3, and the fourth switch S4 output the comparison signal of a logic low level, the ANDgate 423 may output a signal of a logic low level. When the sense signal SENSE inputted to theOR gate 424 transitions from a logic high level to a logic low level, theOR gate 424 may output a signal of a logic low level and the second state transition recognition signal ENb may have a logic high level. Therefore, the fifth and sixth transistors T5 and T6 of the read/write circuit 410 may be disabled and the write operation may stop. In short, when the state transition of thetarget data cell 453 occurs, the write operation may end, which may lead to remarkable decrease in the power consumption. -
FIG. 5C illustrates a write operation of writing a data ‘1’ in thetarget data cell 453. - A bit line signal 8L0 and a word line signal WL0 may be respectively inputted to the gates of the eighth and 10th transistors T8 and T10 so as to select the
target data cell 453. According to the embodiment of the present invention, thetarget data cell 453 may be selected based on the bit line signal BL0 and the word line signal WL0. To write a data ‘1’ in thetarget data cell 453, the power source voltage VDD may be applied to the gate of the ninth transistor T9 as the input signal INPUT, and the ground voltage may be applied to the gate of the 11th transistor T11 as the inverted input signal INPUTb. As a result, the 11th transistor T11 may be turned off, the ninth transistor T9 may be turned on and a current path may be formed through the first switch S1, the 10th transistor T10, thetarget data cell 453, the eighth transistor T8 and the ninth transistor T9. - To perform a write operation, a write voltage Vwrite may be inputted to the gates of the first and second transistors T1 and T2. As a result, a data ‘1’ may be written in the
target data cell 453. Subsequently, the write operation signal WEN and the sense signal SENSE of logic high levels may be inputted to the ANDgate 423 and theOR gate 424 respectively. - The voltages of the second node n2 and the third node n3 may be applied to the input terminals of the
comparator 421. In this way, the current state of thetarget data cell 453 may be reflected into the non-inversion input terminal of thecomparator 421, and the current state of thereference cell 457 may be reflected into the inversion input terminal of thecomparator 421. - When the current state of the target data cell does not represent data ‘1’ (that is, when the current state of the target data cell represent ‘0’), the
comparator 421, the third switch S3, and the fourth switch S4 may output a comparison signal of a logic high level. When the current state of the target data cell represents data ‘1’ (that is, when the current state of the data cell represents ‘1’), it means that the write operation is finished and thus thecomparator 421, the third switch S3, and the fourth switch S4 may output a comparison signal of a logic low level. - When the
comparator 421, the third switch S3, and the fourth switch S4 output the comparison signal of a logic high level, the ANDgate 423 and theOR gate 424 may output a signal of a logic high level, and the second state transition recognition signal ENb may have a logic low level. Therefore, the fifth and sixth transistors T5 and T6 of the read/write circuit 410 may be maintained to be enabled and the write operation may be performed continuously. - Conversely, when the
comparator 421, the third switch S3, and the fourth switch S4 output the comparison signal of a logic low level, the ANDgate 423 may output a signal of a logic low level. When the sense signal SENSE inputted to theOR gate 424 transitions from a logic high level to a logic low level, theOR gate 424 may output a signal of a logic low level and the second state transition recognition signal ENb may have a logic high level. Therefore, the fifth and sixth transistors T5 and T6 of the read/write circuit 410 may be disabled and the write operation may stop. In short, when the state transition of thetarget data cell 453 occurs, the write operation may end, which may lead to remarkable decrease in the power consumption. -
FIG. 6 is a waveform diagram illustrating states of signals of the memory device ofFIG. 4 . The x axis may represent time based on the unit of ns, and the y axis may represent voltage based on the unit of V. - When the write voltage Vwrite is, inputted to the gates of the first and second transistors T1 and T2 to perform a write operation, the write operation may begin.
- When the write operation is an operation of writing a data ‘0’ in the
target data cell 453, 0V may be applied to the memory device as the input signal INPUT. The inverted input signal INPUTb may have a voltage level of the power source voltage VDD. When the write operation is an operation of writing a data ‘1’ in thetarget data cell 453, the power source voltage VDD may be applied to the memory device as the input signal INPUT. The inverted input signal INPUTb may have a voltage level of 0V. - Referring to
FIG. 6 , at approximately 2.0 ns, the clock CLK, the write operation signal WEN, the sense signal SENSE, and the first state transition recognition signal EN may have a logic high level. - Since the clock CLK is a result of an AND operation onto the first state transition recognition signal EN and the reference clock, the clock CLK may operate only in a section where the first state transition recognition signal EN has a logic high level.
- The write operation signal WEN may be inputted into the AND
gate 423 of the statetransition recognition circuit 420, and the sense signal SENSE may be inputted into theOR gate 424 of the statetransition recognition circuit 420. - The write operation signal WEN may have a logic high level when a write operation begins and write operation signal WEN may have a logic low level when a write operation ends.
- The sense signal SENSE may be used to sense the current state of a target data cell during a write operation. When the write operation signal WEN is enabled, the sense signal SENSE may be enabled to have a logic high level. When the current state of the target data cell is sensed, the logic level of the sense signal SENSE may transition from the logic high level to a logic low level. The transition of the sense signal SENSE may mean identification of the current state of the target data cell during a write operation. Therefore the state transition of the target data cell may occur when the sense signal has a logic low level.
- When the state of the target data cell transitions from the original state to ‘1’ to ‘0’ at approximately 26.0 ns, which is a resultant state of performing a write operation, the clock CLK and the first state transition recognition signal EN may be disabled. As illustrated in
FIG. 6 , the first state transition recognition signal EN may transition from a logic high level to a logic low level at approximately 29.0 ns, which is a moment approximately 3.0 ns passes from approximately 26.0 ns, which is a moment when the state transition of the data cell has occurred. Also, since the first state transition recognition signal EN is disabled, the clock CLK may also be disabled after the state transition of the target data cell. - When the state transition of the
data cell 453 occurs, thecomparator 421 the third switch S3, and the fourth switch S4 may output the comparison signal of a logic low level. The comparison signal may be inputted to the D-flipflop 422, and the D-flipflop 422 may output a signal of a logic low level to the ANDgate 423. In response to the signal of a logic low level inputted to the ANDgate 423, the ANDgate 423 may output a signal of a logic low level to theOR gate 424. In response to the signal of a logic low level inputted to theOR gate 424, theOR gate 424 may output the first state transition recognition signal EN of a logic low level. Theinverter 425 may output the second state transition recognition signal ENb of a logic high level. The second state transition recognition signal ENb may be inputted to the fifth and sixth transistors T5 and T6 so as to stop the operation of the read/write circuit 410. - Hereafter, a read operation of the memory device will be described. The read operation may be described with reference to
FIG. 5B . - During a read operation, the seventh transistor T7 coupled to the
reference cell 457 may be turned on. As described above, during a write operation and a read operation, a reference bit line signal BLref and a reference word line signal WLref of a logic high level may be respectively applied to gates of the seventh and 12th transistors T7 and T12, between which thereference cell 457 is coupled. Therefore, the third node n3 may have a voltage of thereference cell 457 during a write operation and a read operation and the current state of thereference cell 457 may be reflected into an inversion input terminal of acomparator 421, which will be described later. - The bit line signal BL0 and a word line signal WL0 may be respectively inputted to the gates of the eighth and 10th transistors T8 and T10 so as to select the
target data cell 453. According to the embodiment of the present invention, thetarget data cell 453 may be selected based on the bit line signal BL0 and the word line signal WL0. - Differently from a write operation, a read operation may be performed regardless of the direction of a current. Therefore, in this embodiment of the present invention, a ground voltage (e.g., approximately 0 V) is applied as the input signal INPUT in order to form a general read current path, As a result, the ninth transistor T9 may be turned off, the 11th transistor T11 may be turned on and a current path is formed through the second switch S2, the eighth transistor T8, the
target data cell 423, the 10th transistor T10, and the 11th transistor T11. - To perform a read operation, a read voltage Vread may be inputted to the gates of the first and second transistors T1 and T2. Subsequently, the sense signal SENSE may be inputted to the
OR gate 424, and the write operation signal WEN having a logic low level may be inputted to the ANDgate 423. As a result, the read operation may be performed to the memory device only in a section where the sense signal SENSE has a logic high level. - As a result of the read operation, the
comparator 421 may compare the voltage of thetarget data cell 453 with the voltage of thereference cell 457 and output a comparison signal based on the comparison result. The comparison signal may be outputted through the third and fourth switches S3 and S4, and the D-flipflop 422 may output a predetermined signal corresponding to the inputted comparison signal. Herein, data may be read as a sensing circuit (not shown) senses the output of thecomparator 421, the output of the third switch S3, or the output of the D-flipflop 422. - Meanwhile, the constituent elements of the embodiment may be easily figured out from the perspective of process. In other words, each of the constituent elements may be figured out by its process. Also, the process of the above-described embodiment of the present invention may be easily understood in terms of the constituent elements of a device.
- Also, the technical description may be realized in the form of a program command that may be executed through diverse means of a computer and registered in a computer-readable recording medium. The computer-readable recording medium may include a program command, a data file, a data structure or a combination thereof. The program command recorded in the medium may be specifically designed or formed for the embodiments or known and available to those skilled in the field of computer software. The non-limiting examples of the computer-readable recording medium may include magnetic media such as a hard disk, a floppy disk and a magnetic tape, optical media such as a Compact Disk Read Only Memory (CD-ROM) and a Digital Versatile Disc (DVD), magneto-optical media such as a floptical disk, and hardware devices that are formed to store and execute program commands, such as a Read Only Memory (ROM) a Random Access Memory (RAM), and a flash memory. Non-limiting examples of the program commands may include not only machine language code that are generated by a compiler but also high-level language code that may be executed by a computer by using an interpreter. The hardware devices may be formed to operate as one or more softwaremodules to perform the operations described in the embodiments of the present invention, and vice versa.
- According to the embodiments of the present invention, the memory device may effectively stop a write operation substantially instantly when the state transition of a data cell occurs, and an operating method of the memory device. Therefore, the memory device may reduce its power consumption during a write operation, which leads to increased durability thereof.
- While the present invention has been described with respect to specific embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention as defined in the following claims.
Claims (20)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2016-0110491 | 2016-08-30 | ||
KR20160110491 | 2016-08-30 | ||
KR10-2016-0147219 | 2016-11-07 | ||
KR1020160147219A KR101976045B1 (en) | 2016-08-30 | 2016-11-07 | Magnetic resistance memory device in which state conversion of a data cell is detecable in a write operation and method of performing a read operation and the write operation in the same |
PCT/KR2017/007187 WO2018043903A1 (en) | 2016-08-30 | 2017-07-05 | Magnetoresistive memory apparatus capable of recognizing state change during writing operation, and reading and writing operation method therefor |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/KR2017/007187 Continuation WO2018043903A1 (en) | 2016-08-30 | 2017-07-05 | Magnetoresistive memory apparatus capable of recognizing state change during writing operation, and reading and writing operation method therefor |
Publications (2)
Publication Number | Publication Date |
---|---|
US20180061466A1 true US20180061466A1 (en) | 2018-03-01 |
US10629251B2 US10629251B2 (en) | 2020-04-21 |
Family
ID=61243303
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/690,519 Active US10629251B2 (en) | 2016-08-30 | 2017-08-30 | Semiconductor memory system and operating method thereof |
Country Status (1)
Country | Link |
---|---|
US (1) | US10629251B2 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110890116A (en) * | 2018-09-07 | 2020-03-17 | 上海磁宇信息科技有限公司 | Magnetic memory and write state detection method thereof |
CN111326201A (en) * | 2020-02-19 | 2020-06-23 | 上海集成电路研发中心有限公司 | Self-turn-off circuit and semiconductor memory structure |
CN111383691A (en) * | 2018-12-28 | 2020-07-07 | 上海磁宇信息科技有限公司 | MRAM memory device with writing state detection unit |
CN111462794A (en) * | 2019-01-22 | 2020-07-28 | 上海磁宇信息科技有限公司 | MRAM memory device and write state detection method |
CN112927736A (en) * | 2019-12-05 | 2021-06-08 | 上海磁宇信息科技有限公司 | Read/write circuit of magnetic random access memory |
WO2023061036A1 (en) * | 2021-10-15 | 2023-04-20 | 浙江驰拓科技有限公司 | Writing method and apparatus for mram, and circuit |
US11636895B2 (en) | 2019-11-05 | 2023-04-25 | Samsung Electronics Co., Ltd. | Non-volatile resistive memory device including a plurality of write modes |
WO2023226235A1 (en) * | 2022-05-23 | 2023-11-30 | 北京超弦存储器研究院 | Magnetic random access memory and read-write method therefor, and storage apparatus |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6574145B2 (en) * | 2001-03-21 | 2003-06-03 | Matrix Semiconductor, Inc. | Memory device and method for sensing while programming a non-volatile memory cell |
US7920405B2 (en) * | 2006-12-20 | 2011-04-05 | Samsung Electronics Co., Ltd. | Circuits and methods for adaptive write bias driving of resistive non-volatile memory devices |
US8416605B2 (en) * | 2010-06-03 | 2013-04-09 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor storage device |
US20160267969A1 (en) * | 2015-03-09 | 2016-09-15 | Kabushiki Kaisha Toshiba | Semiconductor storage device |
US20160276010A1 (en) * | 2015-03-20 | 2016-09-22 | Kabushiki Kaisha Toshiba | Nonvolatile memory |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6260103B1 (en) | 1998-01-05 | 2001-07-10 | Intel Corporation | Read-while-write memory including fewer verify sense amplifiers than read sense amplifiers |
DE10062570C1 (en) | 2000-12-15 | 2002-06-13 | Infineon Technologies Ag | Read and write control circuit for magnetoresistive random-access memory has read/write amplifier pairs at opposite ends of bit lines |
US7352629B2 (en) | 2005-12-29 | 2008-04-01 | Sandisk Corporation | Systems for continued verification in non-volatile memory write operations |
JP2010182373A (en) | 2009-02-05 | 2010-08-19 | Sony Corp | Non-volatile semiconductor memory device and method for performing verify write operation on the same |
KR20150046974A (en) | 2013-10-23 | 2015-05-04 | 에스케이하이닉스 주식회사 | Resistibility Memory Apparatus and Operation Method Thereof, and System Having the Same |
US9691462B2 (en) | 2014-09-27 | 2017-06-27 | Qualcomm Incorporated | Latch offset cancelation for magnetoresistive random access memory |
-
2017
- 2017-08-30 US US15/690,519 patent/US10629251B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6574145B2 (en) * | 2001-03-21 | 2003-06-03 | Matrix Semiconductor, Inc. | Memory device and method for sensing while programming a non-volatile memory cell |
US7920405B2 (en) * | 2006-12-20 | 2011-04-05 | Samsung Electronics Co., Ltd. | Circuits and methods for adaptive write bias driving of resistive non-volatile memory devices |
US8416605B2 (en) * | 2010-06-03 | 2013-04-09 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor storage device |
US20160267969A1 (en) * | 2015-03-09 | 2016-09-15 | Kabushiki Kaisha Toshiba | Semiconductor storage device |
US20160276010A1 (en) * | 2015-03-20 | 2016-09-22 | Kabushiki Kaisha Toshiba | Nonvolatile memory |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110890116A (en) * | 2018-09-07 | 2020-03-17 | 上海磁宇信息科技有限公司 | Magnetic memory and write state detection method thereof |
CN111383691A (en) * | 2018-12-28 | 2020-07-07 | 上海磁宇信息科技有限公司 | MRAM memory device with writing state detection unit |
CN111462794A (en) * | 2019-01-22 | 2020-07-28 | 上海磁宇信息科技有限公司 | MRAM memory device and write state detection method |
US11636895B2 (en) | 2019-11-05 | 2023-04-25 | Samsung Electronics Co., Ltd. | Non-volatile resistive memory device including a plurality of write modes |
CN112927736A (en) * | 2019-12-05 | 2021-06-08 | 上海磁宇信息科技有限公司 | Read/write circuit of magnetic random access memory |
CN111326201A (en) * | 2020-02-19 | 2020-06-23 | 上海集成电路研发中心有限公司 | Self-turn-off circuit and semiconductor memory structure |
WO2023061036A1 (en) * | 2021-10-15 | 2023-04-20 | 浙江驰拓科技有限公司 | Writing method and apparatus for mram, and circuit |
WO2023226235A1 (en) * | 2022-05-23 | 2023-11-30 | 北京超弦存储器研究院 | Magnetic random access memory and read-write method therefor, and storage apparatus |
Also Published As
Publication number | Publication date |
---|---|
US10629251B2 (en) | 2020-04-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10629251B2 (en) | Semiconductor memory system and operating method thereof | |
US20040027907A1 (en) | Semiconductor memory device operating with low current consumption | |
US8830729B2 (en) | Resistive memory apparatus | |
US7102945B2 (en) | Read circuit of semiconductor and read method using a self-reference sensing technique | |
US8154905B2 (en) | Semiconductor memory device having a resistive memory element | |
JP2012516523A (en) | Bit line voltage control in spin injection torque magnetoresistive random access memory | |
US10297317B2 (en) | Non-volatile semiconductor memory device including clamp circuit with control transistor and amplifier circuit | |
EP3109863B1 (en) | Memory circuit | |
US9336871B2 (en) | Resistance change memory | |
US20130077376A1 (en) | Semiconductor device with otp memory cell | |
US20200381032A1 (en) | Storage circuit provided with variable resistance type element, and sense amplifier | |
JP7430278B2 (en) | Preventing parasitic currents during program operations in memory | |
US20110038215A1 (en) | Non-volatile memory device and operating method of the same | |
US10811095B2 (en) | Semiconductor storage device | |
US6504751B2 (en) | Integrated memory having memory cells with a magnetoresistive storage property and method of operating such a memory | |
US8036026B2 (en) | Semiconductor memory device and method for operating the same | |
US10978124B2 (en) | Method and circuits for programming STT-MRAM cells for reducing back-hopping | |
JP4863157B2 (en) | Semiconductor memory device and operation method of semiconductor memory device | |
JP6163817B2 (en) | Nonvolatile memory cell and nonvolatile memory | |
CN109690679B (en) | Magnetoresistive memory device capable of recognizing state transition during writing operation and reading and writing operation method thereof | |
KR102204667B1 (en) | Magnetoresistive random access memory for performing write operation with low power and method of controlling the write operation | |
TWI826897B (en) | Storage device | |
US11495273B2 (en) | Write circuit, non-volatile data storage, method for writing to a plurality of memory cells and method for operating a non-volatile data memory | |
US9633703B2 (en) | Semiconductor memory sensing architecture | |
US9484072B1 (en) | MIS transistors configured to be placed in programmed state and erased state |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITY, KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PARK, SANG-GYU;LIM, IL-YOUNG;REEL/FRAME:043721/0031 Effective date: 20170823 Owner name: INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PARK, SANG-GYU;LIM, IL-YOUNG;REEL/FRAME:043721/0031 Effective date: 20170823 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: SK HYNIX INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITY;REEL/FRAME:044056/0565 Effective date: 20171106 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |