US20180052775A1 - Nonvolatile memory systems with embedded fast read and write memories - Google Patents
Nonvolatile memory systems with embedded fast read and write memories Download PDFInfo
- Publication number
- US20180052775A1 US20180052775A1 US15/785,087 US201715785087A US2018052775A1 US 20180052775 A1 US20180052775 A1 US 20180052775A1 US 201715785087 A US201715785087 A US 201715785087A US 2018052775 A1 US2018052775 A1 US 2018052775A1
- Authority
- US
- United States
- Prior art keywords
- nonvolatile memory
- memory
- read
- volatile
- memory system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000015654 memory Effects 0.000 title claims abstract description 87
- 230000003068 static effect Effects 0.000 claims description 5
- 238000013507 mapping Methods 0.000 claims 1
- 230000008878 coupling Effects 0.000 abstract 1
- 238000010168 coupling process Methods 0.000 abstract 1
- 238000005859 coupling reaction Methods 0.000 abstract 1
- 239000000872 buffer Substances 0.000 description 6
- 230000006870 function Effects 0.000 description 2
- PWPJGUXAGUPAHP-UHFFFAOYSA-N lufenuron Chemical compound C1=C(Cl)C(OC(F)(F)C(C(F)(F)F)F)=CC(Cl)=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F PWPJGUXAGUPAHP-UHFFFAOYSA-N 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000012536 storage buffer Substances 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/22—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements
- G11C11/225—Auxiliary circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
- G11C14/0009—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a DRAM cell
- G11C14/0018—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a DRAM cell whereby the nonvolatile element is an EEPROM element, e.g. a floating gate or metal-nitride-oxide-silicon [MNOS] transistor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1084—Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/20—Employing a main memory using a specific memory technology
- G06F2212/205—Hybrid memory, e.g. using both volatile and non-volatile memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/21—Employing a record carrier using a specific recording technology
- G06F2212/214—Solid state disk
Definitions
- U.S. application Ser. No. 13/967,649 is a Continuation of U.S. patent application Ser. No. 13/458,173, filed Apr. 27, 2012, now U.S. Pat. No. 8,531,880, issued on Sep. 10, 2013 (Atty. Docket No. GRTD-32616).
- U.S. application Ser. No. 13/458,173 is a Continuation of U.S. patent application Ser. No. 12/915,177, filed Oct. 29, 2010, now U.S. Pat. No.
- Nonvolatile memory systems, subsystems and integrated circuits are used in multiple consumer, computer and communications applications. They can be a NAND flash memory IC or NOR flash memory. Part of the memory system may contain volatile memory like static random access memory (SRAM) or dynamic random access memory (DRAM). They can be many IC's mounted on a memory card or module. A subsystem may contain at least one such module and a memory controller. A system may contain several subsystems as well as multi core CPU's (Central Processing Unit). The memory integrated circuits used in such a system may be SLC (single level) or MLC (multi level) storage. The read/write access ports to the system may be single ported or multi ported.
- NAND flash Today's dominant memory is flash. In flash, the dominant architecture is NAND flash. In spite of the fact that the internal IC architecture of NAND (or for that matter other flash architectures like NOR, OneNANDTM) has “page” architecture for read and write access, the performance (read time, program/write time) is slow compared to volatile memory systems built with SRAMs and DRAMs.
- the “page” architecture in NAND indeed has “static latches” that can temporarily store data as a buffer (one page per block), and sometimes have an additional “write cache buffer” for the whole IC.
- the page is 1 KB (1,024 bytes) to 2 KB (2,048 bytes).
- Each nonvolatile memory block of NAND flash memory cells may have 64 to 128 pages (or, 128 KB to 256 KB). Still, the performance is relatively poor to mediocre at best from a randomly and independently accessible perspective per each byte of data.
- the “page buffered architecture” of today's NAND flash memory does not lend itself to true, fast, read and write memory access for SSD (solid state disk) and similar commercial applications in PCs and servers for data computation, storage and multimedia execution.
- the invention described in this utility patent application focuses on ways to modify the already existing “buffers” in an optimal manner to enhance the random access performance of nonvolatile IC, subsystem and system.
- the volatile random access memory (RAM) in a preferred embodiment is a 6-transistor SRAM memory cell at the core, and complete peripheral address decoding circuitry for independent accessible access (read, write etc) at a fine grain level of a bit, or byte.
- the volatile RAM in each block can be an 8-transistor dual-ported SRAM.
- the nonvolatile memory can be a DRAM.
- the invention is applicable to other nonvolatile or pseudo non volatile memories like PCM (phase change memory), nano crystalline memory, charge trapped memory, ferroelectric memory, magnetic memory, plastic memory and similar embodiments.
- the preferred embodiment adds new commands to be executed in the Command Register of the NVM (nonvolatile memory).
- these commands can be shared between the NVM IC and memory controller.
- Prior art NVM IC's have limited commands like (1) read page in flash; (2) erase block in flash; (3) program page in flash, etc.
- new additional commands are executed: (4) read page in the SRAM of the block only; (5) read new page from the nonvolatile memory (NVM) block; (6) write page into SRAM of the block, but, not program into the NVM block until such a command is additionally given.
- This invention provides every page of each NVM block as an independently accessible random access memory to perform load/store applications, as well as a coupled memory to the assigned NVM block.
- Each NVM NAND flash may have 1,024 such blocks.
- Each block is typically 64 kilobytes in density.
- Page for each block is typically 1 to 2 kilobytes and each bit is independently addressable in a random manner, as well as accessed in a random manner. Error correction and detection to the memory on a page basis can be implemented as well either on the NVM IC or in the memory controller.
- Another preferred embodiment selects any of the currently unused blocks and uses the SRAM pages in those blocks to perform other operations as necessary.
- Such data manipulating operations can be arithmetic and/or logic operations.
- the “volatile memory of a page” is a DRAM. That DRAM, again, is independently accessible and addressable in a random manner.
- FIG. 1 is a diagram showing a nonvolatile memory system with features as described for the present invention.
- FIG. 2 shows an exemplary NAND memory integrated circuit as one element of the NVMS (nonvolatile memory system).
- FIG. 3 shows various components of a controller for the nonvolatile memory system (NVMS) of this invention.
- FIG. 4 shows a novel implementation of block erase per this invention.
- FIG. 5 shows a flash memory controller with block erase feature.
- FIG. 6 shows a current NAND flash chip architecture by Samsung.
- FIG. 7 shows a pin out for a 1 Gb Samsung flash memory.
- FIG. 8 shows some operational features of the above Samsung flash memory.
- FIG. 9 shows how the invention of this patent distinguishes itself from today's nonvolatile memory.
- FIG. 10 shows improved features of this invention compared to currently available (commercial) multichip NVMS solutions.
- FIG. 11 shows how the “random access memory” of this invention can be implemented in dual port access for enhanced performance.
- FIG. 12 shows a high level architecture of the NVMS of this invention which comprises both nonvolatile and volatile memory.
- Each NAND flash memory commercially available (in various pin outs/densities) today has a 512 B-1 KB-2 KByte page in a 64 Kb to 128K Byte block (a block contains at least one sector), 64 rows worth of data, 1 page/sector.
- To write one page takes about 200 ⁇ s.
- the invention requires each page to have “bit-to-bit” NVM back up (nonvolatile SRAM). So a page can be copied directly to the NVM as needed. This additional row can be in the sector itself. Address/control logic to accommodate this page can be easily done in the sector, if needed.
- Page invention Modify page as shown in Samsung K9F1G08R0A (1 Gbit NANDflash).
- Page is approximately 2 KByte+64 bits (for some kind of Ecc) in each 128 KByte block.
- the Page has no direct identity (namely, it is not a register or RAM with independent random address and command executions)—it is temporary storage buffer to help execute read/write to nonvolatile array. Since each block (sector) is addressable, one can have a “Tag address bit”—if enabled it can activate “page addressing.”
- Control Page Nonvolatile array communication with a ‘Switch’ where volatile and nonvolatile memory can be accessed (unlike current art)—then page 2 Kbytes can be used as independent RAM for other useful purposes.
- One preferred embodiment Select any of the currently unused blocks and use that/those pages as a modified SRAM; access that SRAM by currently used NC pins and rename them. Even with “concurrent Read/Write”, “write cache buffering” and other features, most blocks among the (1,024 or more) many in a NAND flash chip are unused while one or two blocks are being accessed (read, write, erase). The associated “page buffers” are also unused and wasted.
- a page of the currently unused block's page (2K Bytes ⁇ 1K blocks is 2 MBytes of SRAM per chip—with a little overhead circuitry it can be 2 MBytes of SRAM with multiple port access as well) can be read and written (random page access, random access within a page, serial access from a page etc.).
- NC pins available in commercially available NAND flash ICs (one example is provided in FIG. 7 )—we can configure NC pins to be used as Address, DATA, Command, Control in a combination. In parallel, the NAND flash can concurrently operate.
- the concepts of SRAM mode by using available pages can also be implemented in Samsung's one NANDTM flash (for example), NOR flash or even Serial EEPROM flash—The exact implementation, page/latch size, command set may vary.
- the concepts of SRAM mode by using available pages can also be implemented in traditional NOR flash, as well, with slight modifications (e.g., one row equivalent page in every block or sector, on chip cache, boot code, data buffers).
- the concepts of SRAM mode can also be implemented in other nonvolatile memory devices (and their controllers) e.g., FeRAM, MRAM, Phase change RAM/memory, CNT RAM, NROM (Saifun) and similar ones.
- control/command signals (2) programmable registers, (3) mode registers, (4) command register, etc—they can reside in part or in whole in controller, memory, special control, command, interface chip or even CPU.
- NVMS nonvolatile memory
- static latches (6 transistor latches) or (2) traditional SRAM's.
- DRAM's as is known widely in the industry.
- MRAM magnetic RAM
- FeRAM ferroelectric
- the unselected, yet available pages can be in a “stand by” mode—namely, reduced Vcc (power supply voltage), until the access to that page is required.
- Vcc power supply voltage
- Such a, ‘cycle look ahead’ can be built into the memory chip, or provided by controller (on chip or off chip).
- a battery back up for the SRAM part of the device can be a very attractive option for a very large density total nonvolatile static random access memory (NVSRAM) that can go into a broad range of applications in computer, consumer, communications etc.
- Maxim supplies NVSRAM's—no flash IC in NVSRAM.
- a “power triggered switch-off/on” (Similar to what Simtek's NVSRAIVI's do) is also possible, thus eliminating the “battery option”.
- Commands/Instructions are given as follows, in a preferred embodiment, which vary between NAND, One NAND, NOR, serial flash etc.
- Traditional flash Read page in flash, Erase block in flash, Program page in flash, Etc.
- New commands with these inventions Read page as SRAM/RAM, Write page as SRAM/RAM, Read/Modify/W Write page as SRAM/RAM, Read byte out of a page, etc; Write byte out of a page etc.
- Nibble mode/Serial access/double data rate are all possible.
- the “address boundary” for a commercial NAND flash is different than a “2K byte” NAND flash page.
- the address boundary does/should not deter by using the inventions mentioned here for a superior READ (intelligent caching) or WRITE performance.
- Most flash systems are weighted to MOSTLY READ and FEW ERASE/PROGRAM (WRITE) due to the obvious endurance limitations (write/erase cycles limit).
- any performance in READ—Speed, and available Storage space— is always beneficial to a stand alone die and/or card, module, subsystem, system.
- WRITE command and immediately PROGRAM SUSPEND to invalidate writing into NVM.
- the data should be in page/pseudo page. This is one example.
- the page latches are available for reading.
- the pages can be read a byte (8 bits) or 2 bytes (16 bits) at a time.
- the whole page 2K bytes can be sequentially accessed in 20-25 ns/byte.
- the subject invention uses the pages as a content addressable memory (CAM) and the NVM core as the stored data.
- the match lines (as used in CAM's—refer to U.S. Pat. Nos. 6,310,880 and 6,597,596 which use a DRAM storage) can be connected to the pages.
- the addresses in each block can be sequentially read, until the MATCH is found.
Abstract
Description
- This application is a Continuation of U.S. application Ser. No. 15/018,599, filed Feb. 8, 2016, now U.S. Pat. No. 9,792,219 issuing Oct. 17, 2017 (Atty. Docket No. GRTD-32944). U.S. application Ser. No. 15/018,599 is a Continuation of U.S. patent application Ser. No. 14/335,160, filed Jul. 18, 2014, now U.S. Pat. No. 9,257,184 issued on Feb. 9, 2016 (Atty. Docket No. GRTD-32618). U.S. application Ser. No. 14/335,160 is a Continuation of U.S. patent application Ser. No. 13/967,649, filed Aug. 15, 2013, now U.S. Pat. No. 8,817,537 issued on Aug. 26, 2014 (Atty. Docket No. GRTD-32617). U.S. application Ser. No. 13/967,649 is a Continuation of U.S. patent application Ser. No. 13/458,173, filed Apr. 27, 2012, now U.S. Pat. No. 8,531,880, issued on Sep. 10, 2013 (Atty. Docket No. GRTD-32616). U.S. application Ser. No. 13/458,173 is a Continuation of U.S. patent application Ser. No. 12/915,177, filed Oct. 29, 2010, now U.S. Pat. No. 8,194,452, issued on Jun. 5, 2012 (Atty. Docket No. GRTD-32615). U.S. application Ser. No. 12/915,177 is a Continuation of U.S. patent application Ser. No. 12/256,362, filed Oct. 22, 2008, now U.S. Pat. No. 7,855,916, issued on Dec. 21, 2010 (Atty. Docket No. GRTD-32614). Application Ser. No. 12/256,362 claims benefit of U.S. Provisional Application No. 60/982,175, filed Oct. 24, 2007 (Atty. Dkt. No. GRTD-32623). Application Ser. Nos. 15/018,599; 14/335,160; 13/967,649; 13/458,173; 12/915,177; 12/256,362; 60/982,175 and U.S. Pat. Nos. 9,792,219; 9,257,184; 8,817,537; 8,531,880; 8,194,452; and 7,855,916 are incorporated by reference herein in their entireties.
- Nonvolatile memory systems, subsystems and integrated circuits are used in multiple consumer, computer and communications applications. They can be a NAND flash memory IC or NOR flash memory. Part of the memory system may contain volatile memory like static random access memory (SRAM) or dynamic random access memory (DRAM). They can be many IC's mounted on a memory card or module. A subsystem may contain at least one such module and a memory controller. A system may contain several subsystems as well as multi core CPU's (Central Processing Unit). The memory integrated circuits used in such a system may be SLC (single level) or MLC (multi level) storage. The read/write access ports to the system may be single ported or multi ported.
- Today's dominant memory is flash. In flash, the dominant architecture is NAND flash. In spite of the fact that the internal IC architecture of NAND (or for that matter other flash architectures like NOR, OneNAND™) has “page” architecture for read and write access, the performance (read time, program/write time) is slow compared to volatile memory systems built with SRAMs and DRAMs. The “page” architecture in NAND indeed has “static latches” that can temporarily store data as a buffer (one page per block), and sometimes have an additional “write cache buffer” for the whole IC. The page is 1 KB (1,024 bytes) to 2 KB (2,048 bytes). Each nonvolatile memory block of NAND flash memory cells, may have 64 to 128 pages (or, 128 KB to 256 KB). Still, the performance is relatively poor to mediocre at best from a randomly and independently accessible perspective per each byte of data. The “page buffered architecture” of today's NAND flash memory does not lend itself to true, fast, read and write memory access for SSD (solid state disk) and similar commercial applications in PCs and servers for data computation, storage and multimedia execution.
- The invention described in this utility patent application focuses on ways to modify the already existing “buffers” in an optimal manner to enhance the random access performance of nonvolatile IC, subsystem and system. The volatile random access memory (RAM) in a preferred embodiment is a 6-transistor SRAM memory cell at the core, and complete peripheral address decoding circuitry for independent accessible access (read, write etc) at a fine grain level of a bit, or byte. In another embodiment, the volatile RAM in each block can be an 8-transistor dual-ported SRAM. In another embodiment, the nonvolatile memory can be a DRAM. The invention is applicable to other nonvolatile or pseudo non volatile memories like PCM (phase change memory), nano crystalline memory, charge trapped memory, ferroelectric memory, magnetic memory, plastic memory and similar embodiments.
- The preferred embodiment adds new commands to be executed in the Command Register of the NVM (nonvolatile memory). In other embodiments, these commands can be shared between the NVM IC and memory controller. Prior art NVM IC's have limited commands like (1) read page in flash; (2) erase block in flash; (3) program page in flash, etc. With this invention, new additional commands are executed: (4) read page in the SRAM of the block only; (5) read new page from the nonvolatile memory (NVM) block; (6) write page into SRAM of the block, but, not program into the NVM block until such a command is additionally given. This invention provides every page of each NVM block as an independently accessible random access memory to perform load/store applications, as well as a coupled memory to the assigned NVM block. Each NVM NAND flash may have 1,024 such blocks. Each block is typically 64 kilobytes in density. Page for each block is typically 1 to 2 kilobytes and each bit is independently addressable in a random manner, as well as accessed in a random manner. Error correction and detection to the memory on a page basis can be implemented as well either on the NVM IC or in the memory controller.
- Another preferred embodiment selects any of the currently unused blocks and uses the SRAM pages in those blocks to perform other operations as necessary. Such data manipulating operations can be arithmetic and/or logic operations. In another preferred embodiment, the “volatile memory of a page” is a DRAM. That DRAM, again, is independently accessible and addressable in a random manner.
- For a more complete understanding, reference is now made to the following description taken in conjunction with the accompanying Drawings in which:
-
FIG. 1 is a diagram showing a nonvolatile memory system with features as described for the present invention. -
FIG. 2 shows an exemplary NAND memory integrated circuit as one element of the NVMS (nonvolatile memory system). -
FIG. 3 shows various components of a controller for the nonvolatile memory system (NVMS) of this invention. -
FIG. 4 shows a novel implementation of block erase per this invention. -
FIG. 5 shows a flash memory controller with block erase feature. -
FIG. 6 shows a current NAND flash chip architecture by Samsung. -
FIG. 7 shows a pin out for a 1 Gb Samsung flash memory. -
FIG. 8 shows some operational features of the above Samsung flash memory. -
FIG. 9 shows how the invention of this patent distinguishes itself from today's nonvolatile memory. -
FIG. 10 shows improved features of this invention compared to currently available (commercial) multichip NVMS solutions. -
FIG. 11 shows how the “random access memory” of this invention can be implemented in dual port access for enhanced performance. -
FIG. 12 shows a high level architecture of the NVMS of this invention which comprises both nonvolatile and volatile memory. - Referring now to the drawings, wherein like reference numbers are used herein to designate like elements throughout, the various views and embodiments of nonvolatile memory systems with embedded fast read and write memories are illustrated and described, and other possible embodiments are described. The figures are not necessarily drawn to scale, and in some instances the drawings have been exaggerated and/or simplified in places for illustrative purposes only. One of ordinary skill in the art will appreciate the many possible applications and variations based on the following examples of possible embodiments.
- Each NAND flash memory commercially available (in various pin outs/densities) today has a 512 B-1 KB-2 KByte page in a 64 Kb to 128K Byte block (a block contains at least one sector), 64 rows worth of data, 1 page/sector. To write one page takes about 200 μs. There are about 1,024 sectors in a 1 Gbit flash (NAND). So each NAND flash chip has 1 Mb SRAM (1 k pages). The invention requires each page to have “bit-to-bit” NVM back up (nonvolatile SRAM). So a page can be copied directly to the NVM as needed. This additional row can be in the sector itself. Address/control logic to accommodate this page can be easily done in the sector, if needed.
- Page invention—Modify page as shown in Samsung K9F1G08R0A (1 Gbit NANDflash). In the Samsung device, Page is approximately 2 KByte+64 bits (for some kind of Ecc) in each 128 KByte block. There are 1K blocks, each of 128 KBytes (inclusive of Page). The Page has no direct identity (namely, it is not a register or RAM with independent random address and command executions)—it is temporary storage buffer to help execute read/write to nonvolatile array. Since each block (sector) is addressable, one can have a “Tag address bit”—if enabled it can activate “page addressing.”
- Control Page—Nonvolatile array communication with a ‘Switch’ where volatile and nonvolatile memory can be accessed (unlike current art)—then
page 2 Kbytes can be used as independent RAM for other useful purposes. One preferred embodiment—Select any of the currently unused blocks and use that/those pages as a modified SRAM; access that SRAM by currently used NC pins and rename them. Even with “concurrent Read/Write”, “write cache buffering” and other features, most blocks among the (1,024 or more) many in a NAND flash chip are unused while one or two blocks are being accessed (read, write, erase). The associated “page buffers” are also unused and wasted. In this preferred embodiment, a page of the currently unused block's page (2K Bytes×1K blocks is 2 MBytes of SRAM per chip—with a little overhead circuitry it can be 2 MBytes of SRAM with multiple port access as well) can be read and written (random page access, random access within a page, serial access from a page etc.). There are plenty of NC pins available in commercially available NAND flash ICs (one example is provided inFIG. 7 )—we can configure NC pins to be used as Address, DATA, Command, Control in a combination. In parallel, the NAND flash can concurrently operate. - The concepts of SRAM mode by using available pages can also be implemented in Samsung's one NAND™ flash (for example), NOR flash or even Serial EEPROM flash—The exact implementation, page/latch size, command set may vary. The concepts of SRAM mode by using available pages can also be implemented in traditional NOR flash, as well, with slight modifications (e.g., one row equivalent page in every block or sector, on chip cache, boot code, data buffers). The concepts of SRAM mode can also be implemented in other nonvolatile memory devices (and their controllers) e.g., FeRAM, MRAM, Phase change RAM/memory, CNT RAM, NROM (Saifun) and similar ones. All these concepts can configure the multiple functions of the device or combination there of by (1) control/command signals, (2) programmable registers, (3) mode registers, (4) command register, etc—they can reside in part or in whole in controller, memory, special control, command, interface chip or even CPU.
- It should be made clear that the “pages” and “buffers” mentioned in these pages titled “NVMS” do not necessarily have to be (1) static latches (6 transistor latches) or (2) traditional SRAM's. They can be DRAM's as is known widely in the industry. They can be MRAM, FeRAM (ferroelectric) or other similar concepts (molecular RAM etc). The implementation of a nonvolatile memory system may contain these configurable NVMS chips as described here (one or more). Configurable NVMS can be combined with commodity NOR/NAND/One NAND, flash chips, controllers, PSRAM's, DRAM's, or other similar functions to offer a total “system-in-package” (SIP) or “system-on-chip” (SOC).
- In order to conserve operating power, the unselected, yet available pages can be in a “stand by” mode—namely, reduced Vcc (power supply voltage), until the access to that page is required. Such a, ‘cycle look ahead’, can be built into the memory chip, or provided by controller (on chip or off chip). A battery back up for the SRAM part of the device can be a very attractive option for a very large density total nonvolatile static random access memory (NVSRAM) that can go into a broad range of applications in computer, consumer, communications etc. Maxim supplies NVSRAM's—no flash IC in NVSRAM. A “power triggered switch-off/on” (Similar to what Simtek's NVSRAIVI's do) is also possible, thus eliminating the “battery option”.
- Commands/Instructions are given as follows, in a preferred embodiment, which vary between NAND, One NAND, NOR, serial flash etc. Traditional flash: Read page in flash, Erase block in flash, Program page in flash, Etc. New commands with these inventions: Read page as SRAM/RAM, Write page as SRAM/RAM, Read/Modify/W Write page as SRAM/RAM, Read byte out of a page, etc; Write byte out of a page etc. Nibble mode/Serial access/double data rate are all possible.
- The “address boundary” for a commercial NAND flash (especially in burst mode access e.g., burst READ) is different than a “2K byte” NAND flash page. The address boundary does/should not deter by using the inventions mentioned here for a superior READ (intelligent caching) or WRITE performance. Most flash systems are weighted to MOSTLY READ and FEW ERASE/PROGRAM (WRITE) due to the obvious endurance limitations (write/erase cycles limit). Hence, any performance in READ—Speed, and available Storage space—is always beneficial to a stand alone die and/or card, module, subsystem, system. To write to a page or pseudo page, WRITE command and immediately PROGRAM SUSPEND to invalidate writing into NVM. The data should be in page/pseudo page. This is one example.
- As described in earlier pages, the page latches are available for reading. The pages can be read a byte (8 bits) or 2 bytes (16 bits) at a time. The
whole page 2K bytes, can be sequentially accessed in 20-25 ns/byte. The subject invention uses the pages as a content addressable memory (CAM) and the NVM core as the stored data. The match lines (as used in CAM's—refer to U.S. Pat. Nos. 6,310,880 and 6,597,596 which use a DRAM storage) can be connected to the pages. The addresses in each block can be sequentially read, until the MATCH is found.
Claims (13)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/785,087 US20180052775A1 (en) | 2007-10-24 | 2017-10-16 | Nonvolatile memory systems with embedded fast read and write memories |
US18/096,034 US20230153247A1 (en) | 2007-10-24 | 2023-01-12 | Memory devices supporting read/modify/write memory operations involving both volatile memory and nonvolatile memory |
Applications Claiming Priority (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US98217507P | 2007-10-24 | 2007-10-24 | |
US12/256,362 US7855916B2 (en) | 2007-10-24 | 2008-10-22 | Nonvolatile memory systems with embedded fast read and write memories |
US12/915,177 US8194452B2 (en) | 2007-10-24 | 2010-10-29 | Nonvolatile memory systems with embedded fast read and write memories |
US13/458,173 US8531880B2 (en) | 2007-10-24 | 2012-04-27 | Nonvolatile memory systems with embedded fast read and write memories |
US13/967,649 US8817537B2 (en) | 2007-10-24 | 2013-08-15 | Nonvolatile memory systems with embedded fast read and write memories |
US14/335,160 US9257184B2 (en) | 2007-10-24 | 2014-07-18 | Nonvolatile memory systems with embedded fast read and write memories |
US15/018,599 US9792219B2 (en) | 2007-10-24 | 2016-02-08 | Nonvolatile memory systems with embedded fast read and write memories |
US15/785,087 US20180052775A1 (en) | 2007-10-24 | 2017-10-16 | Nonvolatile memory systems with embedded fast read and write memories |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/018,599 Continuation US9792219B2 (en) | 2007-10-24 | 2016-02-08 | Nonvolatile memory systems with embedded fast read and write memories |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/096,034 Continuation US20230153247A1 (en) | 2007-10-24 | 2023-01-12 | Memory devices supporting read/modify/write memory operations involving both volatile memory and nonvolatile memory |
Publications (1)
Publication Number | Publication Date |
---|---|
US20180052775A1 true US20180052775A1 (en) | 2018-02-22 |
Family
ID=40582641
Family Applications (8)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/256,362 Expired - Fee Related US7855916B2 (en) | 2007-10-24 | 2008-10-22 | Nonvolatile memory systems with embedded fast read and write memories |
US12/915,177 Active US8194452B2 (en) | 2007-10-24 | 2010-10-29 | Nonvolatile memory systems with embedded fast read and write memories |
US13/458,173 Expired - Fee Related US8531880B2 (en) | 2007-10-24 | 2012-04-27 | Nonvolatile memory systems with embedded fast read and write memories |
US13/967,649 Expired - Fee Related US8817537B2 (en) | 2007-10-24 | 2013-08-15 | Nonvolatile memory systems with embedded fast read and write memories |
US14/335,160 Expired - Fee Related US9257184B2 (en) | 2007-10-24 | 2014-07-18 | Nonvolatile memory systems with embedded fast read and write memories |
US15/018,599 Active US9792219B2 (en) | 2007-10-24 | 2016-02-08 | Nonvolatile memory systems with embedded fast read and write memories |
US15/785,087 Abandoned US20180052775A1 (en) | 2007-10-24 | 2017-10-16 | Nonvolatile memory systems with embedded fast read and write memories |
US18/096,034 Abandoned US20230153247A1 (en) | 2007-10-24 | 2023-01-12 | Memory devices supporting read/modify/write memory operations involving both volatile memory and nonvolatile memory |
Family Applications Before (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/256,362 Expired - Fee Related US7855916B2 (en) | 2007-10-24 | 2008-10-22 | Nonvolatile memory systems with embedded fast read and write memories |
US12/915,177 Active US8194452B2 (en) | 2007-10-24 | 2010-10-29 | Nonvolatile memory systems with embedded fast read and write memories |
US13/458,173 Expired - Fee Related US8531880B2 (en) | 2007-10-24 | 2012-04-27 | Nonvolatile memory systems with embedded fast read and write memories |
US13/967,649 Expired - Fee Related US8817537B2 (en) | 2007-10-24 | 2013-08-15 | Nonvolatile memory systems with embedded fast read and write memories |
US14/335,160 Expired - Fee Related US9257184B2 (en) | 2007-10-24 | 2014-07-18 | Nonvolatile memory systems with embedded fast read and write memories |
US15/018,599 Active US9792219B2 (en) | 2007-10-24 | 2016-02-08 | Nonvolatile memory systems with embedded fast read and write memories |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/096,034 Abandoned US20230153247A1 (en) | 2007-10-24 | 2023-01-12 | Memory devices supporting read/modify/write memory operations involving both volatile memory and nonvolatile memory |
Country Status (1)
Country | Link |
---|---|
US (8) | US7855916B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102404257B1 (en) * | 2020-12-23 | 2022-06-02 | 청주대학교 산학협력단 | Asynchronous mass memory module with error corrction function using error correction code and error correction method of asynchronous mass memory module using error correction code |
Families Citing this family (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7855916B2 (en) * | 2007-10-24 | 2010-12-21 | Rao G R Mohan | Nonvolatile memory systems with embedded fast read and write memories |
US8891298B2 (en) | 2011-07-19 | 2014-11-18 | Greenthread, Llc | Lifetime mixed level non-volatile memory system |
IT1392921B1 (en) * | 2009-02-11 | 2012-04-02 | St Microelectronics Srl | REGIONS ALLOCABLE DYNAMICALLY IN NON-VOLATILE MEMORIES |
US8463983B2 (en) * | 2009-09-15 | 2013-06-11 | International Business Machines Corporation | Container marker scheme for reducing write amplification in solid state devices |
US8429374B2 (en) * | 2010-01-28 | 2013-04-23 | Sony Corporation | System and method for read-while-write with NAND memory device |
KR20140044121A (en) | 2012-10-04 | 2014-04-14 | 삼성전자주식회사 | Multi-port semiconductor memory device with multi interface |
CN104704569B (en) * | 2012-12-19 | 2017-11-14 | 慧与发展有限责任合伙企业 | NVRAM Path selections |
US9141299B2 (en) * | 2013-03-14 | 2015-09-22 | Intel Corporation | Method for reducing power consumption in solid-state storage device |
US9678689B2 (en) | 2013-05-29 | 2017-06-13 | Microsoft Technology Licensing, Llc | Storage systems and aliased memory |
US9129674B2 (en) | 2013-06-27 | 2015-09-08 | Intel Corporation | Hybrid memory device |
US9229855B2 (en) | 2013-11-12 | 2016-01-05 | Skyera, Llc | Apparatus and method for routing information in a non-volatile memory-based storage device |
US9336134B2 (en) * | 2013-11-12 | 2016-05-10 | Skyera, Llc | Apparatus and method for accessing a non-volatile memory blade using multiple controllers in a non-volatile memory based storage device |
WO2015073503A1 (en) * | 2013-11-12 | 2015-05-21 | Skyera, Inc. | Apparatus and method for routing information in a non-volatile memory-based storage device |
US9697897B2 (en) | 2014-07-15 | 2017-07-04 | Nxp Usa, Inc. | Memory device with combined non-volatile memory (NVM) and volatile memory |
JP6158154B2 (en) * | 2014-09-19 | 2017-07-05 | 株式会社東芝 | Processor system, memory control circuit, and memory system |
US9916255B2 (en) | 2014-12-11 | 2018-03-13 | Empire Technology Development Llc | Data storage based on memory persistency |
US9823874B2 (en) | 2015-02-19 | 2017-11-21 | Nxp Usa, Inc. | Memory device with combined non-volatile memory (NVM) and volatile memory |
US9639420B2 (en) | 2015-03-13 | 2017-05-02 | Micron Technology, Inc. | High performance memory controller |
CN104866246A (en) * | 2015-06-05 | 2015-08-26 | 上海新储集成电路有限公司 | Solid state hybrid drive |
US10241683B2 (en) | 2015-10-26 | 2019-03-26 | Nxp Usa, Inc. | Non-volatile RAM system |
CN105892949B (en) * | 2016-03-31 | 2018-12-18 | 上海新储集成电路有限公司 | A kind of method and system improving hybrid solid-state hard disk performance |
US9899073B2 (en) * | 2016-06-27 | 2018-02-20 | Micron Technology, Inc. | Multi-level storage in ferroelectric memory |
CN106293521B (en) * | 2016-08-02 | 2019-04-12 | 华中科技大学 | A kind of flash translation layer (FTL) management method that mapping granule is adaptive |
US10354716B2 (en) * | 2016-09-16 | 2019-07-16 | Aspiring Sky Co. Limited | SRAM based memory structures and methods thereof |
US10254982B2 (en) | 2016-11-10 | 2019-04-09 | Western Digital Technologies, Inc. | System and methodology for low latency error management within a shared non-volatile memory architecture |
US10514867B2 (en) | 2016-11-10 | 2019-12-24 | Western Digital Technologies, Inc. | System and methodology that facilitates error management within a shared non-volatile memory architecture |
US10216571B2 (en) | 2016-11-10 | 2019-02-26 | Western Digital Technologies, Inc. | System and methodology for error management within a shared non-volatile memory architecture using bloom filters |
TWI619023B (en) * | 2016-11-30 | 2018-03-21 | 瑞昱半導體股份有限公司 | Memory control circuit and method thereof |
WO2018194544A1 (en) * | 2017-04-17 | 2018-10-25 | Intel Corporation | Multi-bit ferroelectric memory |
US10810133B1 (en) | 2017-11-15 | 2020-10-20 | Amazon Technologies, Inc. | Address translation and address translation memory for storage class memory |
US10762137B1 (en) * | 2017-11-15 | 2020-09-01 | Amazon Technologies, Inc. | Page table search engine |
US10754789B1 (en) | 2017-11-15 | 2020-08-25 | Amazon Technologies, Inc. | Address translation for storage class memory in a system that includes virtual machines |
US10477022B2 (en) * | 2017-11-22 | 2019-11-12 | Repnow Inc. | Automated telephone host system interaction |
US10671531B2 (en) | 2018-07-13 | 2020-06-02 | Seagate Technology Llc | Secondary memory configuration for data backup |
US10817430B2 (en) | 2018-10-02 | 2020-10-27 | Micron Technology, Inc. | Access unit and management segment memory operations |
CN109901890B (en) * | 2019-03-07 | 2020-12-01 | 深圳忆联信息系统有限公司 | Method and device for loading multi-core firmware by controller, computer equipment and storage medium |
JP2022041226A (en) * | 2020-08-31 | 2022-03-11 | キオクシア株式会社 | Semiconductor storage device |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4811303A (en) * | 1985-11-22 | 1989-03-07 | Mitsubishi Denki Kabushiki Kaisha | Integrated circuit memory with common address register and decoder |
US6522586B2 (en) * | 2000-04-25 | 2003-02-18 | Multi Level Memory Technology | Dynamic refresh that changes the physical storage locations of data in flash memory |
US6614703B2 (en) * | 2000-01-13 | 2003-09-02 | Texas Instruments Incorporated | Method and system for configuring integrated systems on a chip |
US20050066133A1 (en) * | 2003-09-18 | 2005-03-24 | Silicon Aquarius, Inc. | Memories for electronic systems |
US6882569B2 (en) * | 2002-02-06 | 2005-04-19 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device |
US20060087893A1 (en) * | 2004-10-27 | 2006-04-27 | Sony Corporation | Storage device and information processing system |
US20060155922A1 (en) * | 2004-12-16 | 2006-07-13 | Gorobets Sergey A | Non-volatile memory and method with improved indexing for scratch pad and update blocks |
US7099215B1 (en) * | 2005-02-11 | 2006-08-29 | North Carolina State University | Systems, methods and devices for providing variable-latency write operations in memory devices |
US20060245270A1 (en) * | 2005-04-27 | 2006-11-02 | Micron Technology, Inc. | Random cache read |
US7286401B2 (en) * | 2003-12-19 | 2007-10-23 | Renesas Technology Corp. | Nonvolatile semiconductor memory device |
US7324385B2 (en) * | 2004-01-28 | 2008-01-29 | Zettacore, Inc. | Molecular memory |
US20080155185A1 (en) * | 2006-12-20 | 2008-06-26 | Jin-Ki Kim | Hybrid solid-state memory system having volatile and non-volatile memory |
US20080301359A1 (en) * | 2004-12-16 | 2008-12-04 | Peter John Smith | Non-Volatile Memory and Method With Multi-Stream Updating |
US20100077136A1 (en) * | 2006-11-06 | 2010-03-25 | Rambus Inc. | Memory System Supporting Nonvolatile Physical Memory |
US7855916B2 (en) * | 2007-10-24 | 2010-12-21 | Rao G R Mohan | Nonvolatile memory systems with embedded fast read and write memories |
US20120047373A1 (en) * | 2003-08-07 | 2012-02-23 | Rao G R Mohan | Memory subsystem and method therefor |
US9158672B1 (en) * | 2011-10-17 | 2015-10-13 | Rambus Inc. | Dynamic deterministic address translation for shuffled memory spaces |
US20150363330A1 (en) * | 2014-06-17 | 2015-12-17 | Daniel Robert Watkins | Flash NAND device bad page replacement |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5361227A (en) | 1991-12-19 | 1994-11-01 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and memory system using the same |
US6023781A (en) | 1996-09-18 | 2000-02-08 | Nippon Steel Corporation | Multilevel semiconductor memory, write/read method thereto/therefrom and storage medium storing write/read program |
US7433258B2 (en) | 2003-10-10 | 2008-10-07 | Datasecure Llc. | Posted precharge and multiple open-page RAM architecture |
KR100881052B1 (en) | 2007-02-13 | 2009-01-30 | 삼성전자주식회사 | System for searching mapping table of flash memory and method for searching therefore |
US8219776B2 (en) | 2009-09-23 | 2012-07-10 | Lsi Corporation | Logical-to-physical address translation for solid state disks |
US8335907B2 (en) | 2009-12-30 | 2012-12-18 | Sandisk Technologies Inc. | Micro-update architecture for address tables |
TWI464593B (en) | 2012-03-03 | 2014-12-11 | Nuvoton Technology Corp | Output input control apparatus and control method thereof |
US9218279B2 (en) | 2013-03-15 | 2015-12-22 | Western Digital Technologies, Inc. | Atomic write command support in a solid state drive |
US9170938B1 (en) | 2013-05-17 | 2015-10-27 | Western Digital Technologies, Inc. | Method and system for atomically writing scattered information in a solid state storage device |
-
2008
- 2008-10-22 US US12/256,362 patent/US7855916B2/en not_active Expired - Fee Related
-
2010
- 2010-10-29 US US12/915,177 patent/US8194452B2/en active Active
-
2012
- 2012-04-27 US US13/458,173 patent/US8531880B2/en not_active Expired - Fee Related
-
2013
- 2013-08-15 US US13/967,649 patent/US8817537B2/en not_active Expired - Fee Related
-
2014
- 2014-07-18 US US14/335,160 patent/US9257184B2/en not_active Expired - Fee Related
-
2016
- 2016-02-08 US US15/018,599 patent/US9792219B2/en active Active
-
2017
- 2017-10-16 US US15/785,087 patent/US20180052775A1/en not_active Abandoned
-
2023
- 2023-01-12 US US18/096,034 patent/US20230153247A1/en not_active Abandoned
Patent Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4811303A (en) * | 1985-11-22 | 1989-03-07 | Mitsubishi Denki Kabushiki Kaisha | Integrated circuit memory with common address register and decoder |
US6614703B2 (en) * | 2000-01-13 | 2003-09-02 | Texas Instruments Incorporated | Method and system for configuring integrated systems on a chip |
US6522586B2 (en) * | 2000-04-25 | 2003-02-18 | Multi Level Memory Technology | Dynamic refresh that changes the physical storage locations of data in flash memory |
US6882569B2 (en) * | 2002-02-06 | 2005-04-19 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device |
US20120047373A1 (en) * | 2003-08-07 | 2012-02-23 | Rao G R Mohan | Memory subsystem and method therefor |
US20050066133A1 (en) * | 2003-09-18 | 2005-03-24 | Silicon Aquarius, Inc. | Memories for electronic systems |
US7286401B2 (en) * | 2003-12-19 | 2007-10-23 | Renesas Technology Corp. | Nonvolatile semiconductor memory device |
US7324385B2 (en) * | 2004-01-28 | 2008-01-29 | Zettacore, Inc. | Molecular memory |
US20060087893A1 (en) * | 2004-10-27 | 2006-04-27 | Sony Corporation | Storage device and information processing system |
US20060155922A1 (en) * | 2004-12-16 | 2006-07-13 | Gorobets Sergey A | Non-volatile memory and method with improved indexing for scratch pad and update blocks |
US20080301359A1 (en) * | 2004-12-16 | 2008-12-04 | Peter John Smith | Non-Volatile Memory and Method With Multi-Stream Updating |
US7099215B1 (en) * | 2005-02-11 | 2006-08-29 | North Carolina State University | Systems, methods and devices for providing variable-latency write operations in memory devices |
US20080074933A1 (en) * | 2005-04-27 | 2008-03-27 | Micron Technology, Inc. | Random cache read |
US20060245270A1 (en) * | 2005-04-27 | 2006-11-02 | Micron Technology, Inc. | Random cache read |
US20100077136A1 (en) * | 2006-11-06 | 2010-03-25 | Rambus Inc. | Memory System Supporting Nonvolatile Physical Memory |
US20080155185A1 (en) * | 2006-12-20 | 2008-06-26 | Jin-Ki Kim | Hybrid solid-state memory system having volatile and non-volatile memory |
US7855916B2 (en) * | 2007-10-24 | 2010-12-21 | Rao G R Mohan | Nonvolatile memory systems with embedded fast read and write memories |
US8531880B2 (en) * | 2007-10-24 | 2013-09-10 | G. R. Mohan Rao | Nonvolatile memory systems with embedded fast read and write memories |
US9257184B2 (en) * | 2007-10-24 | 2016-02-09 | Greenthread, Llc | Nonvolatile memory systems with embedded fast read and write memories |
US9792219B2 (en) * | 2007-10-24 | 2017-10-17 | Si-Flash Drives, Llc | Nonvolatile memory systems with embedded fast read and write memories |
US9158672B1 (en) * | 2011-10-17 | 2015-10-13 | Rambus Inc. | Dynamic deterministic address translation for shuffled memory spaces |
US20150363330A1 (en) * | 2014-06-17 | 2015-12-17 | Daniel Robert Watkins | Flash NAND device bad page replacement |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102404257B1 (en) * | 2020-12-23 | 2022-06-02 | 청주대학교 산학협력단 | Asynchronous mass memory module with error corrction function using error correction code and error correction method of asynchronous mass memory module using error correction code |
Also Published As
Publication number | Publication date |
---|---|
US8817537B2 (en) | 2014-08-26 |
US20140071752A1 (en) | 2014-03-13 |
US20110060870A1 (en) | 2011-03-10 |
US7855916B2 (en) | 2010-12-21 |
US20150070991A1 (en) | 2015-03-12 |
US20230153247A1 (en) | 2023-05-18 |
US20120239863A1 (en) | 2012-09-20 |
US20090109787A1 (en) | 2009-04-30 |
US9792219B2 (en) | 2017-10-17 |
US20170010975A1 (en) | 2017-01-12 |
US8531880B2 (en) | 2013-09-10 |
US8194452B2 (en) | 2012-06-05 |
US9257184B2 (en) | 2016-02-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20230153247A1 (en) | Memory devices supporting read/modify/write memory operations involving both volatile memory and nonvolatile memory | |
US10803926B2 (en) | Memory with on-die data transfer | |
US7369447B2 (en) | Random cache read | |
US7573738B2 (en) | Mode selection in a flash memory device | |
TWI476780B (en) | Hybrid solid-state memory system having volatile and non-volatile memory | |
Meza et al. | A case for small row buffers in non-volatile main memories | |
US7890695B2 (en) | Storage device, computer system, and data writing method | |
US11580029B2 (en) | Memory system, computing system, and methods thereof for cache invalidation with dummy address space | |
US8935467B2 (en) | Memory system, and a method of controlling an operation thereof | |
US9786389B2 (en) | Memory system | |
US20130238856A1 (en) | System and Method for Cache Organization in Row-Based Memories | |
KR20090107322A (en) | Semiconductor memory device and memory system including resistance variable memory device | |
CN110543430A (en) | storage device using MRAM | |
KR20160144574A (en) | Nonvolatile memory module and data write method thereof | |
US11899590B2 (en) | Intelligent cache with read destructive memory cells | |
CN114067882A (en) | Phase change memory system and access method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GREENTHREAD, LLC, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RAO, G.R. MOHAN;REEL/FRAME:044155/0060 Effective date: 20150427 |
|
AS | Assignment |
Owner name: SI-FLASH DRIVES, LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SI-FLASH, LLC;REEL/FRAME:045162/0490 Effective date: 20161102 Owner name: SI-FLASH, LLC, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GREENTHREAD, LLC;REEL/FRAME:045546/0299 Effective date: 20160729 |
|
AS | Assignment |
Owner name: SI-FLASH, LLC, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GREENTHREAD, LLC;REEL/FRAME:045212/0918 Effective date: 20160729 Owner name: SI-FLASH DRIVES, LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SI-FLASH, LLC;REEL/FRAME:045212/0971 Effective date: 20161102 |
|
AS | Assignment |
Owner name: SI-FLASH DRIVES, LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:DLI LENDING AGENT, LLC;REEL/FRAME:046911/0373 Effective date: 20180912 Owner name: SYNERGY DRONE LLC, TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:DLI LENDING AGENT, LLC;REEL/FRAME:046911/0373 Effective date: 20180912 |
|
AS | Assignment |
Owner name: FLASH CONTROL, LLC, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SI-FLASH DRIVES, LLC;REEL/FRAME:047329/0320 Effective date: 20180716 |
|
AS | Assignment |
Owner name: FLASH-CONTROL, LLC, TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 047329 FRAME: 0320. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SI-FLASH DRIVES, LLC;REEL/FRAME:047400/0290 Effective date: 20180716 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: RPX CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FLASH-CONTROL, LLC;REEL/FRAME:065480/0474 Effective date: 20231103 Owner name: RPX CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RPX CORPORATION;REEL/FRAME:065480/0440 Effective date: 20231103 Owner name: RPX CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FLASH-CONTROL, LLC;REEL/FRAME:065479/0732 Effective date: 20231103 |
|
AS | Assignment |
Owner name: BARINGS FINANCE LLC, AS COLLATERAL AGENT, NORTH CAROLINA Free format text: SECURITY INTEREST;ASSIGNOR:RPX CORPORATION;REEL/FRAME:066537/0096 Effective date: 20240108 |