US20180033723A1

US20180033723A1 - Capacitors with Barrier Dielectric Layers, and Methods of Formation Thereof

Info

Publication number: US20180033723A1
Application number: US15/782,578
Authority: US
Inventors: Bernd Landgraf; Jens Hahn
Original assignee: Infineon Technologies AG
Current assignee: Infineon Technologies AG
Priority date: 2014-11-12
Filing date: 2017-10-12
Publication date: 2018-02-01
Also published as: CN105590967A; US20160133560A1; US9831171B2; DE102015119536A1

Abstract

A device including a first metal feature is disposed in a first insulating layer. A second metal feature is disposed in a second insulating layer and separated from the first metal feature by a portion of a first etch stop liner disposed between the first and the second insulating layers. The second metal feature is capacitively coupled to the first metal feature through the first etch stop liner.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a divisional of Ser. No. 14/539,557 filed on Nov. 12, 2014, which application is hereby incorporated herein by reference.

TECHNICAL FIELD

The present invention relates generally to capacitors, and, in particular embodiments, to capacitors with barrier dielectric layers, and methods of formation thereof.

BACKGROUND

Semiconductor devices are used in a variety of electronic and other applications. Semiconductor devices comprise, among other things, integrated circuits or discrete devices that are formed on semiconductor wafers by depositing one or more types of thin films of material over the semiconductor wafers, and patterning the thin films of material to form the integrated circuits.
There is a demand in semiconductor device technology to integrate many different functions on a single chip, e.g., manufacturing analog and digital circuitry on the same die. In such applications, large capacitors are extensively used for storing an electric charge. They are rather large in size, being several hundred micrometers wide depending on the capacitance, which is much larger than a transistor or memory cell. Consequently, such large capacitors occupy valuable silicon area increasing product cost. Such large capacitors are typically used as decoupling capacitors for microprocessor units (MPU's), RF capacitors in high frequency circuits, and filter and analog capacitors in mixed-signal products.
Thus, what are needed in the art are cost effective ways of forming semiconductor chips with increased functionality, good reliability, but without significant utilization of chip area.

SUMMARY

In accordance with an embodiment of the present invention, a device including a first metal feature is disposed in a first insulating layer. A second metal feature is disposed in a second insulating layer and separated from the first metal feature by a portion of a first etch stop liner disposed between the first and the second insulating layers. The second metal feature is capacitively coupled to the first metal feature through the first etch stop liner.
In accordance with another embodiment of the present invention, a method of forming a device comprises forming a first metal feature in a first insulating layer over a substrate and forming a second metal feature in a second insulating layer. The second metal feature is separated from the first metal feature by a portion of a first etch stop liner between the first and the second insulating layers. The second metal feature is capacitively coupled to the first metal feature through the first etch stop liner.
In accordance with another embodiment of the present invention, a method of forming a capacitor comprises forming a first insulating layer over a substrate, forming a first metal feature in the first insulating layer, and forming an etch stop liner over the first insulating layer. The method further includes forming a second insulating layer over the etch stop liner and forming a second metal feature in the second insulating layer. The second metal feature is separated from the first metal feature by a portion of the etch stop liner.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

FIGS. 1A and 1B illustrates a magnified view of a chip in accordance with an embodiment of the present invention, wherein FIG. 1A illustrates a cross sectional view and FIG. 1B illustrates a top view;

FIGS. 2A-2H illustrate a semiconductor device during various stages of fabrication in accordance with an embodiment of the present invention;

FIGS. 3A and 3B illustrate a cross-sectional view of a semiconductor device during various stages of processing in accordance with an alternative embodiment of the present invention;

FIGS. 4A and 4B illustrates a further embodiment of forming a capacitor, wherein the capacitor comprises an additional dielectric layer besides the etch stop liner;

FIGS. 5A and 5B illustrate alternative embodiments of a floating capacitive structure, wherein FIG. 5A comprises a capacitor with a floating node, and wherein FIG. 5B comprises a floating gate transistor; and

FIG. 6 illustrates the capacitor structure in accordance with an alternative embodiment.

DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

The present invention will be described with respect to various embodiments in a specific context, namely a structure and method for forming a high density capacitor. In various embodiments, the invention may be used in a number of semiconductor components. Examples of such components include system on chip (SoC), microprocessor units (MPU's), high frequency circuits, and mixed-signal products.
Large capacitors such as metal-insulator-metal (MIM) capacitors are planar capacitors and typically comprise two metal plates sandwiched around a capacitor dielectric that is parallel to a semiconductor wafer surface. The capacitor is formed by a masking and patterning step. For example, the top capacitor metal plate is formed by a planar deposition of a conductive material, and lithographically patterning and etching the conductive material using a reactive ion etch (RIE) process.
A structural embodiment of the invention will be first described using FIG. 1. Embodiments of the methods of fabrication will be described using FIGS. 2-4. Various structural embodiments will then be described using FIGS. 5 and 6.
An embodiment of the invention is illustrated in FIGS. 1A and 1B. FIG. 1A illustrates a magnified cross sectional view of a chip in accordance with an embodiment of the present invention. FIG. 1B illustrates a magnified top view of a chip in accordance with an embodiment of the present invention.
The semiconductor chip 10 (not shown to scale) contains active circuitry disposed inside it. The active circuitry may be formed in and/or over a substrate no and includes the active device regions 105 and includes necessary transistors, resistors, capacitors, inductors or other components used to form integrated circuits. For example, active areas that include transistors (e.g., CMOS transistors) can be separated from one another by isolation regions, e.g., shallow trench isolation. In various embodiments, the semiconductor chip 10 may be formed on a silicon substrate 110. Alternatively, in other embodiments, the semiconductor chip 10 may have been formed on silicon carbide (SiC). In one embodiment, the semiconductor chip 10 may have been formed at least partially on gallium nitride (GaN). In alternative embodiments, the substrate no may comprise semiconductor on insulator substrates such as SOI as well as compound semiconductors such as GaAs, InP, InSb, SbInP, and others. The substrate no may include epitaxial layers including heteroepitaxial or homoepitaxial layers. Some examples of the substrate no are a bulk mono-crystalline silicon substrate (or a layer grown thereon or otherwise formed therein), a layer of (110) silicon on a (100) silicon wafer, a layer of a silicon-on-insulator (SOI) wafer, or a layer of a germanium-on-insulator (GeOI) wafer. In other embodiments, other semiconductors such as silicon germanium, germanium, gallium arsenide, indium arsenide, indium gallium arsenide, indium antimonide, or others can be used as the substrate 110.
Next, metallization is formed over the active device regions to electrically contact and interconnect the active devices. The metallization and active device regions together form a completed functional integrated circuit. In other words, the electrical functions of the chip 10 can be performed by the interconnected active circuitry. In logic devices, the metallization may include many layers, e.g., nine or more, of copper or alternatively of other metals. In memory devices, such as DRAMs, the number of metal levels may be less and may be aluminum.
The illustration in FIG. 1A shows two metal level of metallization, which comprises a contact level (CL) (mostly containing a W plug), a first metal level M1, a via level V1, and second metal level M2. Referring to FIG. 1A, a first insulating layer 131 is disposed over the substrate 110. The first insulating layer 131 may comprise an etch stop layer in one or more embodiments.
The first insulating layer 131 comprises SiO₂such as tetra ethyl oxysilane (TEOS) or fluorinated TEOS (FTEOS), but in various embodiments may comprise insulating materials typically used in semiconductor manufacturing for inter-level dielectric (ILD) layers, such as doped glass (BPSG, PSG, BSG), organo silicate glass (OSG), carbon doped oxides (CDO), fluorinated silicate glass (FSG), spin-on glass (SOG), or low-k and low-k insulating materials, e.g., having a dielectric constant of about 4 or less, such as SiLK or porous SiCOH, or dielectric diffusion barrier layers or etchstop layers such as silicon nitride (SiN), silicon oxynitride (SiON), silicon carbide (SiC) or silicon carbo nitride (SiCN), e.g., having a dielectric constant of about 4 or or combinations or multiple layers thereof, as examples, although alternatively, the first insulating layer 131 may comprise other materials. The first insulating layer 131 may also comprise dense SiCOH or a porous dielectric having a k value of about 3 or lower, as examples. The first insulating layer 131 may also comprise an ultra-low-k (ULK) material having a k value of about 2.3 or lower, for example. The first insulating layer 131 may comprise a thickness of about 500 nm or less, for example, although alternatively, the first insulating layer 131 may comprise other dimensions. The copper lines in case of copper BEOL may be capped by tungsten containing selective grown metal such as W_xCo_yP_z.
A first etch stop liner 121 is disposed over the first insulating layer 131 and a second insulating layer is disposed over the first etch stop liner 121. A first metal level M1 is formed within the second insulating layer 132, each metal line comprising a first metal liner 141, a second metal liner 142, and with a first fill metal 143.
In one embodiment, the first via level V1 and the second metal level M2 may be formed within a third insulating layer 133 as a single structure comprising a first conductive liner 151, a second conductive liner 152, and with a second fill metal 153.
In conventional lateral capacitors built by metal lines, the maximum capacitance is limited by the design rules for minimum pitch (minimum distance) between adjacent metal lines. Similarly, for vertical capacitors between metal lines, the maximum capacitance is limited by the design rules for the distance between these metal lines.
Embodiments of the present invention overcome these problems by forming a vertical capacitor 102 separated by a common second etch stop liner 122. The second etch stop liner 122 may also be a barrier layer for preventing diffusion of subsequent metal layers. The first and second etch stop liners 121 and 122 may comprise the same material composition in various embodiments. However, in some embodiments, the first and second etch stop liners 121 and 122 may be different materials, for example, when the composition of the first insulating layer 131 and the third insulating layer 133 are significantly different.
As illustrated in FIG. 1A, the second metal line level M2 and first via level V1 are disposed in a third insulating layer 133. Although the third insulating layer 133 may comprise a ILD material as described above, the third insulating layer 133 is separated from the second insulating layer 132 by a second etch stop liner 122. In various embodiment, a portion of the second etch stop liner 122 forms the capacitor dielectric of the capacitor 102.
As illustrated in FIG. 1A, the height of the metal lines (H_M) is smaller than the height of the electrical connection of the capacitor plate (H_C). As illustrated, the capacitor plate extends through the height of the third insulating layer 133. As further illustrated in FIG. 1B, the length and width of the metal lines (L_Mand W_M) and the length and width of the capacitor plates (L_Cand W_C) are comparable and much bigger than the length and width of the vias or may consist of many vias.
FIGS. 2A-2H illustrates a semiconductor device during various stages of fabrication in accordance with an embodiment of the present invention.
The invention will now be described with respect to embodiments in a specific context, namely a structure and method for forming a capacitor structure compatible with standard CMOS flow. Embodiments of the present invention may also be applied to other capacitive structures such as floating gate transistors.
Referring to FIG. 2A, the device region 105 is formed. The device region 105 may include a transistor, diode, and other active or passive devices in various embodiments. Contacts are made to the device region 105, which may include forming silicide regions. Next, the device undergoes back end of the line manufacturing, wherein, contacts are made to the semiconductor body and interconnected using metal lines and vias.
As illustrated in FIG. 2A, a first metal level M1 and the contact level (CL) are formed over the substrate 110. A first insulating layer 131 is deposited over the substrate 110. In various embodiments, the first insulating layer 131 may include one or more insulating layers and may include a etch stop liner. The contacts of the CL level are formed within the first insulating layer 131.
A second insulating layer 132 is deposited over the first insulating layer 131 after forming a first etch stop liner 121.
In various embodiments, the first metal level M1 and the contact level may be metal levels that are not the lowest metal level and via levels. Other metal levels may be disposed between the first metal level M1 and the substrate 110, for example.
In various embodiments, the first metal level M1 and the contact level may be formed using damascene or dual damascene processes. Further in alternative embodiments, the first metal level M1 and the contact level may be formed using a fill process, and/or silicide process.
One or more further level may comprise a dual-tier opening having an upper conductive line and a lower conductive via. The upper conductive line may be an opening such as a trench (but may also be a hole), and may be filled with a metal. Conductive via may be an opening such as a hole (but may also be a trench) and may be also filled with a metal.
A third insulating layer 133 is then formed over a second etch stop liner 122. The second etch stop liner 122 is deposited over the second insulating layer 132. For example, a nitride film (e.g., silicon nitride) is deposited in one embodiment. In various embodiments, the second etch stop liner 122 may comprise an oxide, a nitride, or an oxynitride such as silicon dioxide, silicon nitride, silicon oxynitride, and others. In alternative embodiments, the second etch stop liner 122 may comprise boron doped layers includes BPSG, boron nitride, silicon boron nitride, silicon carbon nitride, silicon germanium, germanium, carbon based layers such as amorphous carbon. In further embodiments, the second etch stop liner 122 may comprise silicon carbide including SiC:H comprising various combinations of C—H, Si—H, Si—CH₃, Si—(CH₂)_n, and Si—C.
In various embodiments, the second etch stop liner 122 comprises an insulating material having a different etch rate than the third insulating layer 133 to be deposited thereupon. As an illustration, in one embodiment, the second etch stop liner 122 etches at least ten times faster than the third insulating layer 133.
In various embodiments, the second etch stop liner 122 is also a diffusion barrier layer for the metal in the underlying conductive metal lines. For example, the second etch stop liner 122 prevents the underlying copper from diffusing into the adjoining insulation regions.
The third insulating layer 133 comprises insulating materials including inter-level dielectric (ILD) materials, such as SiO2, tetra ethyl oxysilane (TEOS), fluorinated TEOS (FTEOS), doped glass (BPSG, PSG, BSG), organo silicate glass (OSG), fluorinated silicate glass (FSG), spin-on glass (SOG), SiN, SiON, or low k insulating materials, e.g., having a dielectric constant of about 4 or less, or combinations or multiple layers thereof, as examples, although alternatively, the third insulating layer 133 may comprise other materials. The third insulating layer 133 may also comprise dense SiCOH or a porous dielectric having a k value of about 3 or lower, as examples. The third insulating layer 133 may also comprise an ultra-low k (ULK) material having a k value of about 2.3 or lower, for example. The third insulating layer 133 may comprise a thickness of about 500 nm or less, for example, although alternatively, the third insulating layer 133 may comprise other dimensions.
In one exemplary process illustrated in FIG. 2A, a photoresist layer 161 is deposited over the third insulating layer 133, exposed, developed, and patterned to mask off the non-exposed regions to the etch. In one or more embodiments, a hard mask layer may be deposited prior to depositing the photoresist layer 161 and patterned using the photoresist layer 161.
As next illustrated in FIG. 2B, the third insulating layer 133 is then etched down to the second etch stop liner 122 using standard etch techniques such as a reactive ion etch. In this step, the third insulating layer 133 etches away at a faster rate than the second etch stop liner 122. Therefore, the reactive ion etch is stopped on the second etch stop liner 122 forming an etch opening 165. The opening 165 may be in the form of a hole. However, in various embodiments, the second etch stop liner 122 is not removed as in conventional processing for forming vias. Therefore, no electrical contact is possible between the conductive feature to be formed in the opening 165 with the underlying metal line in the first insulating layer 131.
Referring to FIG. 2C, a first sacrificial material 170 is deposited into the etch opening 165. The first sacrificial material 170 may be a glassy material that can be deposited using a spin-on-process in one or more embodiments. Alternatively, in other embodiments, the first sacrificial material 170 may be deposited using other types of deposition process and may include other materials. In one or more embodiments, the first sacrificial material 170 comprises a low-k dielectric material. In a further embodiment, the first sacrificial material 170 comprises a photo resist material. In one embodiment, the first sacrificial material 170 comprises an anti-reflective coating material. In a further embodiment, the first sacrificial material 170 comprises a carbon containing material including amorphous carbon. In an embodiment, a hydrogen-containing carbon layer is deposited over the third insulating layer 133 to form the first sacrificial material 170. In various embodiments, the first sacrificial material 170 may be deposited using a chemical vapor deposition (CVD), physical vapor deposition (PVD), plasma enhanced chemical vapor deposition (PE-CVD) process, spin-on coating, or other processes.
In various embodiments, the first sacrificial material 170 comprises a material having a high etch selectivity relative to the third insulating layer 133 and the second etch stop liner 122 so that the first sacrificial material 170 may be removed without etching the third insulating layer 133 or the underlying second etch stop liner 122. For example, the first sacrificial material 170 etches at least ten times faster relative to the third insulating layer 133 and the second etch stop liner 122.
The first sacrificial material 170 may be planarized as next illustrated in FIG. 2D leaving behind a sacrificial plug 171. Accordingly, a chemical mechanical planarizing process may be used in one embodiment.
Referring to FIG. 2E, an opening 180 for metal line and via are formed in an example using a dual damascene process. In various embodiments, the opening 180 may be formed by depositing a photo resist layer and patterning for the via followed by depositing another photo resist layer and patterning for metal lines. The structured masking material 172 may include developed photo resist layer and one or more layers of hard mask layers underneath the photo resist layer.
As next illustrated in FIG. 2F, a first conductive liner 151 and a second conductive liner 152 are deposited. Before depositing the first conductive liner 151 and the second conductive liner 152, any masking material 172 used for forming the metal lines and vias as well as sacrificial materials such as sacrificial plug 171 are removed. This may be accomplished using an etching process such as a wet chemical etching process.
As illustrated in FIG. 2F, a first conductive liner 151 may be deposited prior to filling the openings with a conductive fill material. The first conductive liner 151 is conformal, and may comprise a single layer of Ta, TaN, WN, WSi, Ti, TiN, Ru, Co and combinations thereof, as examples. In further examples of materials which may be used for the first conductive liner 151 include tantalum silicon nitride, tungsten, titanium tungsten or the like.
The first conductive liner 151 may be typically used as a barrier layer for preventing metal from diffusing into the underlying semiconductor material or second insulating layer 132. The first conductive liner 151 may be deposited, for example, using a chemical vapor deposition (CVD), physical vapor deposition (PVD) or Atomic layer Deposition (ALD) process.
A second conductive liner 152 is then deposited similarly using, for example, a CVD, PVD, or ALD process over the first conductive liner 151. The second conductive liner 152 may be seed layer, for example, comprising copper, for subsequent electroplating of copper.
In various embodiments, the first and the second conductive liners 151 and 152 are deposited using a conformal deposition process, leaving a conformal liner or diffusion barrier along the interior walls of openings 180 and 165. In one embodiment, the first conductive liner 151 comprises tantalum nitride deposited by physical vapor deposition (PVD). Alternatively, the first conductive liner 151 may comprise titanium nitride, tungsten nitride, a refractory metal or other barrier layers that may be conformally deposited, for example, using CVD, PVD processes or electro-less plating. The first conductive liner 151 may comprise a bi-layer of material, including, for example, a barrier layer and a conformal seed layer, which may comprise copper, aluminum, other metals or combinations thereof.
The second conductive liner 152 may comprise a metallic material. The second conductive liner 152 may, for example, comprise a pure metal or an alloy. It is understood that any pure metal may include some amount of trace impurities. An alloy may include at least two metallic elements. An alloy may include a metallic element and a non-metallic element. The second conductive liner 152 may comprise one or more of the elements Cu (copper), Al (aluminum), Au (gold), Ag (silver), and W (tungsten). Examples of materials include pure copper, copper alloy, pure aluminum, aluminum alloy, pure gold, gold alloy, pure silver, silver alloy, pure tungsten and tungsten alloy. The second conductive liner 152 may be formed by a physical vapor deposition or sputtering process.
Referring to FIG. 2G, a conductive fill material 175 is deposited over the first and the second conductive liners 151 and 152. The conductive fill material 175 comprises a conductive material in various embodiments. The conductive fill material 175 may comprise a metallic material. The conductive fill material 175 may comprise a pure metal or an alloy. The conductive fill material 175 may comprise tungsten in one embodiment, although copper, aluminum, Al—Cu—Si, other metals and combinations thereof may also be used in other embodiments. In various embodiments, the conductive fill material 175 may comprise one or more of the elements Cu (copper), Al (aluminum), Au (gold), Ag (silver), and W (tungsten). Examples of materials include pure copper, copper alloy, pure aluminum, aluminum alloy, pure gold, gold alloy, pure silver, silver alloy, pure tungsten and tungsten alloy. The conductive fill material 175 may be formed by an electroplating (or electro-deposition) process.
If the conductive fill material 175 comprises tungsten, preferably a bi-layer seed layer comprising CVD titanium nitride and silicon doped tungsten are used as the first and second conductive liners 151 and 152. In other embodiments, the openings are filled with copper.
As next illustrated in FIG. 2H, excess portions of the conductive fill material 175 are removed from the top surface of the third insulating layer 133, e.g., using a chemical-mechanical polishing (CMP) process forming metal lines, vias, and the capacitor 102. The CMP process may also remove the exposed first and the second conductive liners 151 and 152 disposed over the top surface of the third insulating layer 133.
Accordingly, a capacitor 102 is formed simultaneously with the metal lines and vias while adding only a single extra mask process. Advantageously, most of the process steps are commonly shared with the metal line and via processing.
FIGS. 3A and 3B illustrate a cross-sectional view of a semiconductor device during various stages of processing in accordance with an alternative embodiment of the present invention.
In this embodiment, the opening for the capacitor is performed after forming the openings for the metal lines and vias. Therefore, after forming the openings for the metal lines and vias, a sacrificial fill material 210 is formed within them. The sacrificial fill material 210 may be similar to the material in the sacrificial fill material 175 in one or more embodiments.
After planarizing the sacrificial fill material 210, a masking layer 211 is formed and patterned for forming a etch mask for the capacitor opening pattern. Using the patterned masking layer 211 as an etch mask, the underlying third insulating layer 133 is etched, for example, using an anisotropic etching process. Thus, a capacitor plate opening 165 is formed in the third insulating layer 133.
Subsequently, as illustrated in FIG. 3B, the masking layer 211 is removed and the sacrificial fill material 210 may be removed. Subsequent processing may proceed as described in other embodiments.
FIGS. 4A and 4B illustrates a further embodiment of forming a capacitor, wherein the capacitor comprises an additional dielectric layer besides the etch stop liner.
In this embodiment, an additional dielectric layer 310 may be formed after forming the capacitor plate opening 165. The additional dielectric layer 310 may be used to ensure any accidental shorting between the two capacitor plates. Accordingly, this embodiment may be used to overcome any yield issues without significantly increasing the capacitance.
Referring to FIG. 4 A, the capacitor plate opening 165 after lining with the dielectric layer 310 is shown. The dielectric layer 310 may be any suitable dielectric layer including silicon dioxide, silicon nitride, high-k dielectric layers such as aluminum oxide, hafnium oxide, and combinations.
FIGS. 5A and 5B illustrate alternative embodiments of a floating capacitive structure, wherein FIG. 5A comprises a capacitor with a floating node, and wherein FIG. 5B comprises a floating gate transistor.
In an alternative embodiment, one of the capacitor plates may be floating. Referring to FIG. 5A, in this embodiment, the capacitor comprises a first plate 401 in a second insulating layer 132, a second plate 402 in a third insulating layer 133, and a third plate 403 in a fourth insulating layer 134. The first plate 401 is separated from the second plate 402 by the second etch stop liner 122 while the second plate 402 is separated from the third third plate 403 by the third etch stop liner 123. In the illustrated embodiment of FIG. 5A, the second plate 402 is floating and is not coupled to a potential node. The first plate 401 and the third plate 403 may be coupled to different potential nodes.
In an alternative embodiment, this feature may be used as part of a floating gate device, for example, as illustrated in FIG. 5B. The first plate 401 is coupled to the floating gate in one embodiment. Accordingly, in this embodiment, the second plate 402 forms part of a control gate of a floating gate transistor 400. The first plate 401 is capacitively coupled to the second plate 402 through the second etch stop liner 122 as described in prior embodiments.
FIG. 6 illustrates the capacitor structure in accordance with an alternative embodiment of the present invention.
As illustrated in FIG. 6, the third plate 403 may be coupled to the first plate 401 while the second plate 402 is coupled to another potential node. Accordingly, in this embodiment, the capacitance of the capacitive structure is doubled due to the capacitor at the top and bottom of the second plate 402.
While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.

Claims

What is claimed is:

1. A device comprising:

a first metal feature disposed in a first insulating layer; and

a second metal feature disposed in a second insulating layer and separated from the first metal feature by a portion of a first etch stop liner disposed between the first and the second insulating layers, the second metal feature being capacitively coupled to the first metal feature through the first etch stop liner.

2. The device of claim 1, further comprising:

a second etch stop liner disposed over the second metal feature and the second insulating layer;

a third insulating layer disposed over the second etch stop liner; and

a third metal feature disposed in the third insulating layer and separated from the second metal feature by a portion of the second etch stop liner, the third metal feature capacitively coupled to the second metal feature through the portion of the second etch stop liner.

3. The device of claim 2, wherein the first metal feature and the third metal feature are coupled to the same potential node.

4. The device of claim 1, wherein the first metal feature is coupled to a floating gate and the second metal feature is coupled to a control node.

5. The device of claim 1, wherein the etch stop liner comprises a silicon nitride layer.

6. The device of claim 1, wherein the etch stop liner separates the first insulating layer from the second insulating layer.

7. The device of claim 1, wherein the second metal feature comprises copper.

8. A device comprising:

a first insulating layer disposed over a semiconductor substrate;

a first metal line and a second metal line disposed in the first insulating layer;

a first etch stop liner disposed over the first insulating layer;

a second insulating layer disposed over the first etch stop liner;

a first via disposed in the second insulating layer, the first via physically contacting the first metal line; and

a third metal line and a fourth metal line disposed in the second insulating layer, the third metal line physically contacting the first via at a first major surface, the fourth metal line extending beyond the first major surface to the first etch stop liner, the fourth metal line being capacitively coupled to the second metal line through the first etch stop liner.

9. The device of claim 8, further comprising a capacitor dielectric disposed over the first etch stop liner, the capacitor dielectric covering sidewalls of the fourth metal line.

10. The device of claim 8, further comprising:

a second etch stop liner disposed over the second insulating layer;

a third insulating layer disposed over the second etch stop liner;

a second via disposed in the third insulating layer, the second via physically contacting the third metal line; and

a fifth metal line and a sixth metal line disposed in the third insulating layer, the fifth metal line physically contacting the second via at a second major surface, the sixth metal line extending beyond the second major surface to the second etch stop liner, the sixth metal line being capacitively coupled to the fourth metal line through the second etch stop liner.

11. The device of claim 8, wherein the fifth metal line extends to and physically contacts the sixth metal line.

12. The device of claim 8, wherein the fourth metal line is wider than the first via.

13. The device of claim 8, wherein the fourth metal line is longer than the first via.

14. The device of claim 8, wherein the first etch stop liner comprises silicon nitride.

15. The device of claim 8, wherein the first etch stop liner comprises doped glass, boron nitride, silicon boron nitride, silicon carbon nitride, silicon germanium, germanium, or amorphous carbon.

16. A device comprising:

a first insulating layer disposed over a semiconductor substrate;

a first contact and a second contact disposed in the first insulating layer;

a first etch stop liner disposed over the first insulating layer;

a second insulating layer disposed over the first etch stop liner;

a first metal line and a second metal line disposed in the second insulating layer, the first metal line physically contacting the first contact and the second metal line physically contacting the second contact;

a second etch stop liner disposed over the second insulating layer;

a third insulating layer disposed over the second etch stop liner;

a first via disposed in the third insulating layer, the first via physically contacting the first metal line; and

a third metal line and a fourth metal line disposed in the third insulating layer, the third metal line physically contacting the first via at a first major surface, the fourth metal line extending beyond the first major surface to the second etch stop liner, the fourth metal line being capacitively coupled to the second metal line through the second etch stop liner.

17. The device of claim 16, wherein the first etch stop liner and the second etch stop liner are different materials.

18. The device of claim 16, further comprising:

a third etch stop liner disposed over the third insulating layer;

a fourth insulating layer disposed over the third etch stop liner;

a second via disposed in the fourth insulating layer, the second via physically contacting the third metal line; and

a fifth metal line and a sixth metal line disposed in the fourth insulating layer, the fifth metal line physically contacting the second via at a second major surface, the sixth metal line extending beyond the second major surface to the third etch stop liner, the sixth metal line being capacitively coupled to the fourth metal line through the third etch stop liner.

19. The device of claim 18, wherein the fifth metal line extends to and physically contacts the sixth metal line.

20. The device of claim 16, wherein the fourth metal line is wider than the first via, wherein the fourth metal line is longer than the first via.