US20180011633A1 - Solid state drive devices and storage systems having the same - Google Patents
Solid state drive devices and storage systems having the same Download PDFInfo
- Publication number
- US20180011633A1 US20180011633A1 US15/644,743 US201715644743A US2018011633A1 US 20180011633 A1 US20180011633 A1 US 20180011633A1 US 201715644743 A US201715644743 A US 201715644743A US 2018011633 A1 US2018011633 A1 US 2018011633A1
- Authority
- US
- United States
- Prior art keywords
- nonvolatile memory
- memory chips
- controller
- data
- port
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
- G06F3/0611—Improving I/O performance in relation to response time
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0656—Data buffering arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0683—Plurality of storage devices
- G06F3/0688—Non-volatile semiconductor memory arrays
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B33/00—Constructional parts, details or accessories not provided for in the other groups of this subclass
- G11B33/02—Cabinets; Cases; Stands; Disposition of apparatus therein or thereon
- G11B33/022—Cases
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1003—Interface circuits for daisy chain or ring bus memory arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
Definitions
- Example embodiments relate to a storage system, and more particularly to a solid state drive (SSD) device and a storage system including the SSD device.
- SSD solid state drive
- HDD hard disk drive
- SSD solid state drive
- a SSD device is advantageous over a HDD device because a SSD device does not include a mechanical device, such as a motor, and almost no heat and no noise are produced in a SSD device.
- a SSD device has advantages of fast access rate, high density, and high stability.
- a SSD device includes a plurality of nonvolatile memory chips coupled to each of a plurality of channels. As a storage capacity of a SSD device increases, a number of nonvolatile memory chips coupled to each of the channels increases. However, when a number of nonvolatile memory chips coupled to each of the channels increases, a drive load of each channel increases, such that the operational speed of the SSD is lowered.
- Some example embodiments are directed to a solid state drive (SSD) device that increases operational speed while providing a large storage capacity.
- SSD solid state drive
- Some example embodiments are directed to a storage system including the SSD device.
- a solid state drive (SSD) device includes a first nonvolatile memory package, a second nonvolatile memory package, and a controller.
- the first nonvolatile memory package includes a first buffer chip and a plurality of first nonvolatile memory chips.
- the second nonvolatile memory package includes a plurality of second nonvolatile memory chips.
- the controller controls the first nonvolatile memory package and the second nonvolatile memory package.
- the first buffer chip communicates a first address signal and a first data with the controller, and selectively communicates the first data with one of the plurality of first nonvolatile memory chips and the plurality of second nonvolatile memory chips based on the first address signal.
- a solid state drive (SSD) device includes a first nonvolatile memory package, a second nonvolatile memory package, a third nonvolatile memory package, a fourth nonvolatile memory package, and a controller.
- the first nonvolatile memory package includes a first buffer chip and a plurality of first nonvolatile memory chips.
- the second nonvolatile memory package includes a plurality of second nonvolatile memory chips.
- the third nonvolatile memory package includes a second buffer chip and a plurality of third nonvolatile memory chips.
- the fourth nonvolatile memory package includes a plurality of fourth nonvolatile memory chips.
- the controller controls the first nonvolatile memory package, the second nonvolatile memory package, the third nonvolatile memory package, and the fourth nonvolatile memory package.
- the first buffer chip communicates a first address signal and a first data with the controller, and selectively communicates the first data with one of the plurality of first nonvolatile memory chips and the plurality of second nonvolatile memory chips based on the first address signal.
- the second buffer chip communicates the first address signal and the first data with the controller, and selectively communicates the first data with one of the plurality of third nonvolatile memory chips and the plurality of fourth nonvolatile memory chips based on the first address signal.
- FIG. 1 is a block diagram illustrating a storage system according to example embodiments.
- FIG. 2 is a diagram illustrating an example of a solid state drive (SSD) device included in the storage system of FIG. 1 .
- SSD solid state drive
- FIG. 3 is a block diagram illustrating an example of a nonvolatile memory device included in each of a plurality of first nonvolatile memory chips and each of a plurality of second nonvolatile memory chips of FIG. 2 .
- FIG. 4 is a circuit diagrams illustrating an example of a memory cell array included in the nonvolatile memory device of FIG. 3 .
- FIG. 5 is a block diagram illustrating an example of a first buffer chip included in a first nonvolatile memory package of FIG. 2 .
- FIG. 6 is a circuit diagram illustrating an example of a connection of a second receiver and a connection of a third receiver of FIG. 5 .
- FIG. 7 is a diagram illustrating another example of the SSD device included in the storage system of FIG. 1 .
- FIG. 8 is a block diagram illustrating an example of a second buffer chip included in a third nonvolatile memory package of FIG. 7 .
- FIG. 9 is a circuit diagram illustrating an example of a connection of a second receiver and a connection of a third receiver of FIG. 8 .
- FIG. 10 is a block diagram illustrating a storage system according to example embodiments.
- FIG. 11 is a diagram illustrating an example of a SSD device included in the storage system of FIG. 10 .
- first, second, third etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. Unless the context indicates otherwise, these terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section, for example as a naming convention. Thus, a first element, component, region, layer or section discussed below in one section of the specification could be termed a second element, component, region, layer or section in another section of the specification or in the claims without departing from the teachings of the present invention. In addition, in certain cases, even if a term is not described using “first,” “second,” etc., in the specification, it may still be referred to as “first” or “second” in a claim in order to distinguish different claimed elements from each other.
- Exemplary embodiments described herein will be described referring to plan views and/or cross-sectional views by way of ideal schematic views. Accordingly, the exemplary views may be modified depending on manufacturing technologies and/or tolerances. Therefore, the disclosed embodiments are not limited to those shown in the views, but include modifications in configuration formed on the basis of manufacturing processes. Therefore, regions exemplified in figures may have schematic properties, and shapes of regions shown in figures may exemplify specific shapes of regions of elements to which aspects of the invention are not limited.
- FIG. 1 is a block diagram illustrating a storage system according to example embodiments.
- a storage system 1000 a includes a host 1100 and a solid state drive (SSD) device 1200 .
- SSD solid state drive
- the SSD device 1200 may include a plurality of nonvolatile memory packages 100 and a controller 200 .
- the plurality of nonvolatile memory packages 100 may be used as a storage medium of the SSD device 1200 .
- each of the plurality of nonvolatile memory packages 100 may include a plurality of nonvolatile memory chips.
- each of the plurality of nonvolatile memory chips may include a flash memory.
- the controller 200 may be coupled to the plurality of nonvolatile memory packages 100 through a plurality of channels CH 1 CH 2 , . . . , CHn, respectively.
- n represents a positive integer.
- each of the plurality of nonvolatile memory packages 100 may be coupled to the controller 200 through one respective channel.
- the controller 200 may exchange a signal SGL with the host 1100 through a signal connector 210 .
- the signal SGL may include a command, an address, and data.
- the controller 200 may perform a program operation and a read operation on the plurality of nonvolatile memory packages 100 according to the command received from the host 1100 .
- the SSD device 1200 may further include an auxiliary power supply 300 .
- the auxiliary power supply 300 may receive power PWR from the host 1100 through a power connector 310 and provide power to the controller 200 .
- the auxiliary power supply 300 may be placed inside or outside the SSD device 1200 .
- the auxiliary power supply 300 may be placed in a main board and provide auxiliary power to the SSD device 1200 .
- the plurality of nonvolatile memory packages 100 and the controller 200 may be disposed or formed on the same printed circuit board (PCB).
- the plurality of nonvolatile memory packages 100 and the controller 200 may be coupled to each other through wirings of the PCB (e.g. within and/or on the surface of the PCB).
- nonvolatile memory packages 100 may include a monolithic encapsulant, and external terminals, such as solder bumps, electrically connected to pads of the PCB.
- the PCB may contain separate and distinct nonvolatile memory packages with different encapsulates, and at different locations from a top down perspective of the PCB.
- the PCB may have a size (area) substantially equal to the size (area) of the solid state drive.
- FIG. 2 is a diagram illustrating an example of a solid state drive (SSD) device included in the storage system of FIG. 1 .
- SSD solid state drive
- controller 200 and two nonvolatile memory packages 100 - 1 and 100 - 2 coupled to the controller 200 through one same channel are illustrated in FIG. 2 .
- the first nonvolatile memory package 100 - 1 , the second nonvolatile memory package 100 - 2 , and the controller 200 may be formed on the same PCB 1210 .
- the first nonvolatile memory package 100 - 1 may include a plurality of first nonvolatile memory chips NVM 110 and a first buffer chip BC 160 .
- the plurality of first nonvolatile memory chips 110 may be accumulated on each other.
- the second nonvolatile memory package 100 - 2 may include a plurality of second nonvolatile memory chips NVM 120 . Contrary to the first nonvolatile memory package 100 - 1 , the second nonvolatile memory package 100 - 2 may not include a buffer chip. In some example embodiments, the plurality of second nonvolatile memory chips 120 may be accumulated on each other.
- Each of the plurality of first nonvolatile memory chips 110 and each of the plurality of second nonvolatile memory chips 120 may include a nonvolatile memory device.
- the controller 200 may control the first nonvolatile memory package 100 - 1 and the second nonvolatile memory package 100 - 2 through one channel.
- the controller 200 may provide an address signal and a program data to the first buffer chip 160 included in the first nonvolatile memory package 100 - 1 , and the first buffer chip 160 may selectively provide the program data to one of the plurality of first nonvolatile memory chips 110 included in the first nonvolatile memory package 100 - 1 and the plurality of second nonvolatile memory chips 120 included in the second nonvolatile memory package 100 - 2 based on the address signal.
- the controller 200 may provide the address signal to the first buffer chip 160 included in the first nonvolatile memory package 100 - 1 , and the first buffer chip 160 may provide the address signal to a nonvolatile memory chip, which corresponds to the address signal, among the plurality of first nonvolatile memory chips 110 included in the first nonvolatile memory package 100 - 1 and the plurality of second nonvolatile memory chips 120 included in the second nonvolatile memory package 100 - 2 .
- the nonvolatile memory chip which receives the address signal from the first buffer chip 160 , may provide read data to the first buffer chip 160 , and the first buffer chip 160 may provide the read data to the controller 200 .
- FIG. 3 is a block diagram illustrating an example of a nonvolatile memory device included in each of a plurality of first nonvolatile memory chips and each of a plurality of second nonvolatile memory chips of FIG. 2 .
- the nonvolatile memory device included in each of the plurality of first nonvolatile memory chips 110 and each of the plurality of second nonvolatile memory chips 120 may be implemented with a nonvolatile memory device 400 of FIG. 3 .
- the nonvolatile memory device 400 may include a memory cell array 410 , an address decoder 420 , a page buffer circuit 430 , a data input/output circuit 440 , a voltage generator 450 , and control circuit 460 .
- the memory cell array 410 may be coupled to the address decoder 420 through a string selection line SSL, a plurality of word lines WLs, and a ground selection line GSL. In addition, the memory cell array 410 may be coupled to the page buffer circuit 430 through a plurality of bit lines BLs.
- the memory cell array 410 may include a plurality of memory cells coupled to the plurality of word lines WLs and the plurality of bit lines BLs.
- the memory cell array 410 may be a three-dimensional memory cell array, which is formed on a substrate in a three-dimensional structure (or a vertical structure).
- the memory cell array 410 may include vertical cell strings that are vertically oriented such that at least one memory cell is located over another memory cell.
- the memory cell array 410 may be a two-dimensional memory cell array, which is formed on a substrate in a two-dimensional structure (or a horizontal structure).
- FIG. 4 is a circuit diagrams illustrating an example of a memory cell array included in the nonvolatile memory device of FIG. 3 .
- a memory cell array 410 of FIG. 4 may be formed on a substrate in a three-dimensional structure (or a vertical structure). For example, a plurality of memory cell strings included in the memory cell array 410 may be formed in a direction perpendicular to the substrate.
- the memory cell array 410 may include memory cell strings NS 11 to NS 33 coupled between bit lines BL 1 , BL 2 and BL 3 and a common source line CSL.
- Each of the memory cell strings NS 11 to NS 33 may include a string selection transistor SST, a plurality of memory cells MC 1 to MC 8 , and a ground selection transistor GST.
- each of the memory cell strings NS 11 to NS 33 is illustrated to include eight memory cells MC 1 to MC 8 .
- example embodiments are not limited thereto.
- each of the memory cell strings NS 11 to NS 33 may include any number of memory cells.
- Each string selection transistor SST may be connected to a corresponding string selection line SSL 1 to SSL 3 .
- the plurality of memory cells MC 1 to MC 8 may be connected to corresponding word lines WL 1 to WL 8 , respectively.
- Each ground selection transistor GST may be connected to a corresponding ground selection line GSL 1 to GSL 3 .
- Each string selection transistor SST may be connected to a corresponding bit line BL 1 , BL 2 and BL 3 , and each ground selection transistor GST may be connected to the common source line CSL.
- Word lines (e.g., WL 1 ) having the same height may be commonly connected, and the ground selection lines GSL 1 to GSL 3 and the string selection lines SSL 1 to SSL 3 may be separated.
- the memory cell array 410 is illustrated to be coupled to eight word lines WL 1 to WL 8 and three bit lines BL 1 to BL 3 .
- example embodiments are not limited thereto.
- the memory cell array 410 may be coupled to any number of world lines and bit lines.
- control circuit 460 may receive a command signal CMD and an address signal ADDR from the first buffer chip 160 , and control a program operation, a read operation, and an erase operation of the nonvolatile memory device 400 based on the command signal CMD and the address signal ADDR.
- control circuit 460 may generate control signals CONs for controlling the voltage generator 450 based on the command signal CMD, and generate a row address R_ADDR and a column address C_ADDR based on the address signal ADDR.
- the control circuit 460 may provide the row address R_ADDR to the address decoder 420 and provide the column address C_ADDR to the data input/output circuit 440 .
- the address decoder 420 may be coupled to the memory cell array 410 through the string selection line SSL, the plurality of word lines WLs, and the ground selection line GSL.
- the address decoder 420 may determine one of the plurality of word lines WLs as a selected word line and determine rest of the plurality of word lines WLs except for the selected word line as unselected word lines based on the row address R_ADDR.
- the voltage generator 450 may generate word line voltages VWLs, which are required for the operation of the nonvolatile memory device 400 , based on the control signals CONs.
- the word line voltages VWLs may be applied to the plurality of word lines WLs through the address decoder 420 .
- the voltage generator 450 may generate a program voltage and a program pass voltage.
- the program voltage may be applied to the selected word line through the address decoder 420
- the program pass voltage may be applied to the unselected word lines through the address decoder 420 .
- the voltage generator 450 may generate a read voltage and a read pass voltage.
- the read voltage may be applied to the selected word line through the address decoder 420
- the read pass voltage may be applied to the unselected word lines through the address decoder 420 .
- the page buffer circuit 430 may be coupled to the memory cell array 410 through the plurality of bit lines BLs.
- the page buffer circuit 430 may include a plurality of page buffers. In some example embodiments, one page buffer may be connected to one bit line. In other example embodiments, one page buffer may be connected to two or more bit lines.
- the page buffer circuit 430 may temporarily store data to be programmed in a selected page or data read out from the selected page.
- the data input/output circuit 440 may be coupled to the page buffer circuit 430 through data lines DL.
- the data input/output circuit 440 may receive program data DATA from the first buffer chip 160 and provide the program data DATA to the page buffer circuit 430 based on the column address C_ADDR received from the control circuit 460 .
- the data input/output circuit 440 may provide read data DATA, which are stored in the page buffer circuit 430 , to the first buffer chip 160 based on the column address C_ADDR received from the control circuit 460 .
- the first buffer chip 160 may be coupled to the controller 200 through a first pad 111 of the first nonvolatile memory package 100 - 1 and a first wiring 1211 formed on the PCB 1210 .
- first buffer chip 160 may be coupled to the plurality of first nonvolatile memory chips 110 through a wire bonding in the first nonvolatile memory package 100 - 1 .
- the first buffer chip 160 may be coupled to the plurality of second nonvolatile memory chips 120 through a second pad 112 of the first nonvolatile memory package 100 - 1 , a second wiring 1212 formed on the PCB 1210 , and a first pad 121 of the second nonvolatile memory package 100 - 2 .
- the first buffer chip 160 may comprise a lookup table storing a plurality of chip identification codes (CID) that identify a nonvolatile memory chip or group of nonvolatile memory chips.
- the address signal sent by the controller to the first buffer chip 160 may include a CID (as well as a location of memory within a chip).
- the first buffer chip 160 may compare a CID received from the controller as part of the address and compare the CID to CIDs stored in the look up table.
- the lookup table may output a control signal in response to a match of the received CID from the first buffer chip 160 , such control signal being effective to determine where the address information will be retransmitted.
- the look up table may be programmed to store the plurality of CIDs.
- the look up table may include a fuse bank comprising a plurality of fuse sets that may be is programmed with appropriate CIDs during manufacturing of the SSD.
- the look up table may be programmed by the controller (e.g., during initialization) and comprise a plurality of registers (volatile or nonvolatile memory cells) each of which may store a CID.
- FIG. 5 is a block diagram illustrating an example of a first buffer chip included in a first nonvolatile memory package of FIG. 2 .
- the first buffer chip 160 may include a first port 161 , a second port 162 , a third port 163 , and a control logic 164 .
- the first port 161 may be coupled to the controller 200 through the first pad 111 of the first nonvolatile memory package 100 - 1 and the first wiring 1211 formed on the PCB 1210 to communicate the data DATA with the controller 200 .
- the second port 162 may be coupled to the plurality of first nonvolatile memory chips 110 through the wire bonding in the first nonvolatile memory package 100 - 1 to communicate the data DATA with the plurality of first nonvolatile memory chips 110 .
- data transmission lines between the second port 162 and the plurality of first nonvolatile memory chips 110 may be coupled in a multi-drop topology.
- the third port 163 may be coupled to the plurality of second nonvolatile memory chips 120 through the second pad 112 of the first nonvolatile memory package 100 - 1 , the second wiring 1212 formed on the PCB 1210 , and the first pad 121 of the second nonvolatile memory package 100 - 2 to communicate the data DATA with the plurality of second nonvolatile memory chips 120 .
- the control logic 164 may receive the data DATA from the controller 200 through the first port 161 , and provide the data DATA to the plurality of first nonvolatile memory chips 110 included in the first nonvolatile memory package 100 - 1 through the second port 162 or to the plurality of second nonvolatile memory chips 120 included in the second nonvolatile memory package 100 - 2 through the third port 163 .
- control logic 164 may receive the data DATA from the plurality of first nonvolatile memory chips 110 included in the first nonvolatile memory package 100 - 1 through the second port 162 or from the plurality of second nonvolatile memory chips 120 included in the second nonvolatile memory package 100 - 2 through the third port 163 , and provide the data DATA to the controller 200 through the first port 161 .
- the first port 161 may include a first receiver 161 - 1 receiving the data DATA from the controller 200 and a first driver 161 - 2 providing the data DATA to the controller 200 .
- the second port 162 may include a second receiver 162 - 2 receiving the data DATA from the plurality of first nonvolatile memory chips 110 and a second driver 162 - 1 providing the data DATA to the plurality of first nonvolatile memory chips 110 .
- the third port 163 may include a third receiver 163 - 2 receiving the data DATA from the plurality of second nonvolatile memory chips 120 and a third driver 163 - 1 providing the data DATA to the plurality of second nonvolatile memory chips 120 .
- the first port 161 may be coupled to the controller 200 through the first pad 111 of the first nonvolatile memory package 100 - 1 and the first wiring 1211 formed on the PCB 1210
- the second port 162 may be coupled to the plurality of first nonvolatile memory chips 110 through the wire bonding in the first nonvolatile memory package 100 - 1
- the third port 163 may be coupled to the plurality of second nonvolatile memory chips 120 through the second pad 112 of the first nonvolatile memory package 100 - 1 , the second wiring 1212 formed on the PCB 1210 , and the first pad 121 of the second nonvolatile memory package 100 - 2 . Therefore, an optimum operation parameter of the first port 161 , an optimum operation parameter of the second port 162 , and an optimum operation parameter of the third port 163 may be different from each other.
- control logic 164 may set an operation parameter of the first port 161 , an operation parameter of the second port 162 , and an operation parameter of the third port 163 independently from each other.
- a drive strength of the third driver 163 - 1 may be set to be greater than a drive strength of the second driver 162 - 1 .
- FIG. 6 is a circuit diagram illustrating an example of a connection of a second receiver and a connection of a third receiver of FIG. 5 .
- on-die termination (ODT) resistors R 1 and R 2 which are coupled between a supply voltage VDD and a ground voltage GND, may be connected to an input electrode of the second receiver 162 - 2 included in the second port 162 .
- ODT resistors R 3 and R 4 which are coupled between the supply voltage VDD and the ground voltage GND, may be connected to an input electrode of the third receiver 163 - 2 included in the third port 163 .
- resistances of the ODT resistors R 1 and R 2 of the second receiver 162 - 2 may be set independently from resistances of the ODT resistors R 3 and R 4 of the third receiver 163 - 2 .
- the controller 200 may perform the program operation and the read operation on the first nonvolatile memory package 100 - 1 and the second nonvolatile memory package 100 - 2 by driving only a load of the first buffer chip 160 . Therefore, the SSD device 1200 according to example embodiments may increase operational speed while providing a large storage capacity.
- FIG. 7 is a diagram illustrating another example of the SSD device included in the storage system of FIG. 1 .
- controller 200 and four nonvolatile memory packages 100 - 1 , 100 - 2 , 100 - 3 , and 100 - 4 coupled to the controller 200 through one same channel are illustrated in FIG. 7 .
- the first nonvolatile memory package 100 - 1 , the second nonvolatile memory package 100 - 2 , the third nonvolatile memory package 100 - 3 , the fourth nonvolatile memory package 100 - 4 , and the controller 200 may be formed on the same PCB 1210 .
- the first nonvolatile memory package 100 - 1 may include a plurality of first nonvolatile memory chips NVM 110 and a first buffer chip BC 160 .
- the plurality of first nonvolatile memory chips 110 may be accumulated on each other.
- the second nonvolatile memory package 100 - 2 may include a plurality of second nonvolatile memory chips NVM 120 . Contrary to the first nonvolatile memory package 100 - 1 , the second nonvolatile memory package 100 - 2 may not include a buffer chip. In some example embodiments, the plurality of second nonvolatile memory chips 120 may be accumulated on each other.
- the third nonvolatile memory package 100 - 3 may include a plurality of third nonvolatile memory chips NVM 130 and a second buffer chip BC 170 .
- the plurality of third nonvolatile memory chips 130 may be accumulated on each other.
- the fourth nonvolatile memory package 100 - 4 may include a plurality of fourth nonvolatile memory chips NVM 140 . Contrary to the third nonvolatile memory package 100 - 3 , the fourth nonvolatile memory package 100 - 4 may not include a buffer chip. In some example embodiments, the plurality of fourth nonvolatile memory chips 140 may be accumulated on each other.
- Each of the plurality of first nonvolatile memory chips 110 , each of the plurality of second nonvolatile memory chips 120 , each of the plurality of third nonvolatile memory chips 130 , and each of the plurality of fourth nonvolatile memory chips 140 may include a nonvolatile memory device.
- the controller 200 may control the first nonvolatile memory package 100 - 1 , the second nonvolatile memory package 100 - 2 , the third nonvolatile memory package 100 - 3 , and the fourth nonvolatile memory package 100 - 4 through one channel.
- the controller 200 may provide an address signal and a program data to the first buffer chip 160 included in the first nonvolatile memory package 100 - 1 and the second buffer chip 170 included in the third nonvolatile memory package 100 - 3 simultaneously.
- the first buffer chip 160 may selectively provide the program data to one of the plurality of first nonvolatile memory chips 110 included in the first nonvolatile memory package 100 - 1 and the plurality of second nonvolatile memory chips 120 included in the second nonvolatile memory package 100 - 2 , or the second buffer chip 170 may selectively provide the program data to one of the plurality of third nonvolatile memory chips 130 included in the third nonvolatile memory package 100 - 3 and the plurality of fourth nonvolatile memory chips 140 included in the fourth nonvolatile memory package 100 - 4 .
- the controller 200 may provide the address signal to the first buffer chip 160 included in the first nonvolatile memory package 100 - 1 and the second buffer chip 170 included in the third nonvolatile memory package 100 - 3 simultaneously.
- the first buffer chip 160 may provide the address signal to a nonvolatile memory chip, which corresponds to the address signal, among the plurality of first nonvolatile memory chips 110 included in the first nonvolatile memory package 100 - 1 and the plurality of second nonvolatile memory chips 120 included in the second nonvolatile memory package 100 - 2
- the second buffer chip 170 may provide the address signal to a nonvolatile memory chip, which corresponds to the address signal, among the plurality of third nonvolatile memory chips 130 included in the third nonvolatile memory package 100 - 3 and the plurality of fourth nonvolatile memory chips 140 included in the fourth nonvolatile memory package 100 - 4 .
- the nonvolatile memory chip which receives the address signal from the first buffer chip 160 or from the second buffer chip 170 , may provide read data to the first buffer chip 160 or to the second buffer chip 170 , and the first buffer chip 160 or the second buffer chip 170 may provide the read data to the controller 200 .
- the first buffer chip 160 may be coupled to the controller 200 through a first pad 111 of the first nonvolatile memory package 100 - 1 and a first wiring 1211 formed on the PCB 1210 .
- first buffer chip 160 may be coupled to the plurality of first nonvolatile memory chips 110 through a wire bonding in the first nonvolatile memory package 100 - 1 .
- the first buffer chip 160 may be coupled to the plurality of second nonvolatile memory chips 120 through a second pad 112 of the first nonvolatile memory package 100 - 1 , a second wiring 1212 formed on the PCB 1210 , and a first pad 121 of the second nonvolatile memory package 100 - 2 .
- the second buffer chip 170 may be coupled to the controller 200 through a first pad 131 of the third nonvolatile memory package 100 - 3 and the first wiring 1211 formed on the PCB 1210 .
- the second buffer chip 170 may be coupled to the plurality of third nonvolatile memory chips 130 through a wire bonding in the third nonvolatile memory package 100 - 3 .
- the second buffer chip 170 may be coupled to the plurality of fourth nonvolatile memory chips 140 through a second pad 132 of the third nonvolatile memory package 100 - 3 , a third wiring 1213 formed on the PCB 1210 , and a first pad 141 of the fourth nonvolatile memory package 100 - 4 .
- the first buffer chip 160 included in the first nonvolatile memory package 100 - 1 of FIG. 7 may be the same as the first buffer chip 160 included in the first nonvolatile memory package 100 - 1 of FIG. 2 . Therefore, the first buffer chip 160 included in the first nonvolatile memory package 100 - 1 of FIG. 7 may be implemented with the first buffer chip 160 of FIG. 5 .
- FIG. 8 is a block diagram illustrating an example of a second buffer chip included in a third nonvolatile memory package of FIG. 7 .
- the second buffer chip 170 may include a first port 171 , a second port 172 , a third port 173 , and a control logic 174 .
- the first port 171 may be coupled to the controller 200 through the first pad 131 of the third nonvolatile memory package 100 - 3 and the first wiring 1211 formed on the PCB 1210 to communicate the data DATA with the controller 200 .
- the second port 172 may be coupled to the plurality of third nonvolatile memory chips 130 through the wire bonding in the third nonvolatile memory package 100 - 3 to communicate the data DATA with the plurality of third nonvolatile memory chips 130 .
- data transmission lines between the second port 172 and the plurality of third nonvolatile memory chips 130 may be coupled in a multi-drop topology.
- the third port 173 may be coupled to the plurality of fourth nonvolatile memory chips 140 through the second pad 132 of the third nonvolatile memory package 100 - 3 , the third wiring 1213 formed on the PCB 1210 , and the first pad 141 of the fourth nonvolatile memory package 100 - 4 to communicate the data DATA with the plurality of fourth nonvolatile memory chips 140 .
- the control logic 174 may receive the data DATA from the controller 200 through the first port 171 , and provide the data DATA to the plurality of third nonvolatile memory chips 110 included in the third nonvolatile memory package 100 - 3 through the second port 172 or to the plurality of fourth nonvolatile memory chips 140 included in the fourth nonvolatile memory package 100 - 4 through the third port 173 .
- control logic 174 may receive the data DATA from the plurality of third nonvolatile memory chips 130 included in the third nonvolatile memory package 100 - 3 through the second port 172 or from the plurality of fourth nonvolatile memory chips 140 included in the fourth nonvolatile memory package 100 - 4 through the third port 173 , and provide the data DATA to the controller 200 through the first port 171 .
- the first port 171 may include a first receiver 171 - 1 receiving the data DATA from the controller 200 and a first driver 171 - 2 providing the data DATA to the controller 200 .
- the second port 172 may include a second receiver 172 - 2 receiving the data DATA from the plurality of third nonvolatile memory chips 130 and a second driver 172 - 1 providing the data DATA to the plurality of third nonvolatile memory chips 130 .
- the third port 173 may include a third receiver 173 - 2 receiving the data DATA from the plurality of fourth nonvolatile memory chips 140 and a third driver 173 - 1 providing the data DATA to the plurality of fourth nonvolatile memory chips 140 .
- the first port 171 may be coupled to the controller 200 through the first pad 131 of the third nonvolatile memory package 100 - 3 and the first wiring 1211 formed on the PCB 1210
- the second port 172 may be coupled to the plurality of third nonvolatile memory chips 130 through the wire bonding in the third nonvolatile memory package 100 - 3
- the third port 173 may be coupled to the plurality of fourth nonvolatile memory chips 140 through the second pad 132 of the third nonvolatile memory package 100 - 3 , the third wiring 1213 formed on the PCB 1210 , and the first pad 141 of the fourth nonvolatile memory package 100 - 4 . Therefore, optimum operation parameters of the first port 171 , the second port 172 , and the third port 173 may be different from each other.
- control logic 174 may set an operation parameter of the first port 171 , an operation parameter of the second port 172 , and an operation parameter of the third port 173 independently from each other.
- a drive strength of the third driver 173 - 1 may be set to be greater than a drive strength of the second driver 172 - 1 .
- FIG. 9 is a circuit diagram illustrating an example of a connection of a second receiver and a connection of a third receiver of FIG. 8 .
- on-die termination (ODT) resistors R 5 and R 6 which are coupled between a supply voltage VDD and a ground voltage GND, may be connected to an input electrode of the second receiver 172 - 2 included in the second port 172 .
- ODT resistors R 7 and R 8 which are coupled between the supply voltage VDD and the ground voltage GND, may be connected to an input electrode of the third receiver 173 - 2 included in the third port 173 .
- resistances of the ODT resistors R 5 and R 6 of the second receiver 172 - 2 may be set independently from resistances of the ODT resistors R 7 and R 8 of the third receiver 173 - 2 .
- the controller 200 may perform the program operation and the read operation on the plurality of first nonvolatile memory chips 110 and the plurality of second nonvolatile memory chips 120 using the first buffer chip 160 , or perform the program operation and the read operation on the plurality of third nonvolatile memory chips 130 and the plurality of fourth nonvolatile memory chips 140 using the second buffer chip 170 .
- the controller 200 may perform the program operation and the read operation on the first nonvolatile memory package 100 - 1 , the second nonvolatile memory package 100 - 2 , the third nonvolatile memory package 100 - 3 , and the fourth nonvolatile memory package 100 - 4 by driving only a load of the first buffer chip 160 and a load of the second buffer chip 170 . Therefore, the SSD device 1200 according to example embodiments may increase operational speed while having a large storage capacity.
- FIG. 10 is a block diagram illustrating a storage system according to example embodiments.
- a storage system 1000 b includes a host 1100 and a SSD device 1200 .
- the SSD device 1200 may include a plurality of nonvolatile memory packages 100 and a controller 200 .
- the plurality of nonvolatile memory packages 100 may be used as a storage medium of the SSD device 1200 .
- each of the plurality of nonvolatile memory packages 100 may include a plurality of nonvolatile memory chips.
- each of the plurality of nonvolatile memory chips may include a flash memory.
- the controller 200 may be coupled to the plurality of nonvolatile memory packages 100 through a plurality of channels CH 1 , CH 2 , . . . , CHn, respectively.
- n represents a positive integer.
- the SSD device 1200 of FIG. 10 is the same as the SSD device 1200 of FIG. 1 except that each of the plurality of nonvolatile memory packages 100 included in the SSD device 1200 of FIG. 10 is coupled to the controller 200 through two respective channels while each of the plurality of nonvolatile memory packages 100 included in the SSD device 1200 of FIG. 1 is coupled to the controller 200 through one respective channel. Therefore, duplicated description about the SSD device 1200 of FIG. 10 will be omitted here.
- FIG. 11 is a diagram illustrating an example of a SSD device included in the storage system of FIG. 10 .
- controller 200 and two nonvolatile memory packages 100 - 1 and 100 - 2 coupled to the controller 200 through two same channels are illustrated in FIG. 11 .
- the first nonvolatile memory package 100 - 1 , the second nonvolatile memory package 100 - 2 , and the controller 200 may be formed on a same PCB 1210 .
- the first nonvolatile memory package 100 - 1 may include a plurality of first nonvolatile memory chips NVM 110 , a first buffer chip BC 160 , and a plurality of third nonvolatile memory chips NVM 130 .
- the second nonvolatile memory package 100 - 2 may include a plurality of second nonvolatile memory chips NVM 120 , a plurality of fourth nonvolatile memory chips NVM 140 , and a second buffer chip BC 180 .
- Each of the plurality of first nonvolatile memory chips 110 , each of the plurality of second nonvolatile memory chips 120 , each of the plurality of third nonvolatile memory chips 130 , and each of the plurality of fourth nonvolatile memory chips 140 may include a nonvolatile memory device.
- the controller 200 may control the plurality of first nonvolatile memory chips 110 and the plurality of second nonvolatile memory chips 120 through a first channel, and control the plurality of third nonvolatile memory chips 130 and the plurality of fourth nonvolatile memory chips 140 through a second channel.
- the controller 200 may provide a first address signal and a first program data to the first buffer chip 160 included in the first nonvolatile memory package 100 - 1 , and the first buffer chip 160 may selectively provide the first program data to one of the plurality of first nonvolatile memory chips 110 included in the first nonvolatile memory package 100 - 1 and the plurality of second nonvolatile memory chips 120 included in the second nonvolatile memory package 100 - 2 based on the first address signal.
- the controller 200 may provide a second address signal and a second program data to the second buffer chip 180 included in the second nonvolatile memory package 100 - 2 , and the second buffer chip 180 may selectively provide the second program data to one of the plurality of third nonvolatile memory chips 130 included in the first nonvolatile memory package 100 - 1 and the plurality of fourth nonvolatile memory chips 140 included in the second nonvolatile memory package 100 - 2 based on the second address signal.
- the controller 200 may provide the first address signal to the first buffer chip 160 included in the first nonvolatile memory package 100 - 1 , and the first buffer chip 160 may provide the first address signal to a nonvolatile memory chip, which corresponds to the first address signal, among the plurality of first nonvolatile memory chips 110 included in the first nonvolatile memory package 100 - 1 and the plurality of second nonvolatile memory chips 120 included in the second nonvolatile memory package 100 - 2 .
- the nonvolatile memory chip which receives the first address signal from the first buffer chip 160 , may provide first read data to the first buffer chip 160 , and the first buffer chip 160 may provide the first read data to the controller 200 .
- the controller 200 may provide the second address signal to the second buffer chip 180 included in the second nonvolatile memory package 100 - 2 , and the second buffer chip 180 may provide the second address signal to a nonvolatile memory chip, which corresponds to the second address signal, among the plurality of third nonvolatile memory chips 130 included in the first nonvolatile memory package 100 - 1 and the plurality of fourth nonvolatile memory chips 140 included in the second nonvolatile memory package 100 - 2 .
- the nonvolatile memory chip which receives the second address signal from the second buffer chip 180 , may provide second read data to the second buffer chip 180 , and the second buffer chip 180 may provide the second read data to the controller 200 .
- the first buffer chip 160 may be coupled to the controller 200 through a first pad 111 of the first nonvolatile memory package 100 - 1 and a first wiring 1211 formed on the PCB 1210 .
- first buffer chip 160 may be coupled to the plurality of first nonvolatile memory chips 110 through a wire bonding in the first nonvolatile memory package 100 - 1 .
- the first buffer chip 160 may be coupled to the plurality of second nonvolatile memory chips 120 through a second pad 112 of the first nonvolatile memory package 100 - 1 , a second wiring 1212 formed on the PCB 1210 , and a first pad 121 of the second nonvolatile memory package 100 - 2 .
- the second buffer chip 180 may be coupled to the controller 200 through a second pad 122 of the second nonvolatile memory package 100 - 2 and a third wiring 1213 formed on the PCB 1210 .
- the second buffer chip 180 may be coupled to the plurality of fourth nonvolatile memory chips 140 through a wire bonding in the second nonvolatile memory package 100 - 2 .
- the second buffer chip 180 may be coupled to the plurality of third nonvolatile memory chips 130 through a third pad 123 of the second nonvolatile memory package 100 - 2 , a fourth wiring 1214 formed on the PCB 1210 , and a third pad 113 of the first nonvolatile memory package 100 - 1 .
- the first buffer chip 160 included in the first nonvolatile memory package 100 - 1 of FIG. 11 and the second buffer chip 180 included in the second nonvolatile memory package 100 - 2 of FIG. 11 may be the same as the first buffer chip 160 included in the first nonvolatile memory package 100 - 1 of FIG. 2 . Therefore, the first buffer chip 160 included in the first nonvolatile memory package 100 - 1 of FIG. 11 and the second buffer chip 180 included in the second nonvolatile memory package 100 - 2 of FIG. 11 may be implemented with the first buffer chip 160 of FIG. 5 .
- a structure and an operation of the first buffer chip 160 of FIG. 5 are described above with reference to FIGS. 1 to 6 . Therefore, description about the first buffer chip 160 included in the first nonvolatile memory package 100 - 1 of FIG. 11 and the second buffer chip 180 included in the second nonvolatile memory package 100 - 2 of FIG. 11 will be omitted here.
- the controller 200 may perform the program operation and the read operation on the plurality of first nonvolatile memory chips 110 and the plurality of second nonvolatile memory chips 120 using the first buffer chip 160 , and, independently, perform the program operation and the read operation on the plurality of third nonvolatile memory chips 130 and the plurality of fourth nonvolatile memory chips 140 using the second buffer chip 180 .
- the controller 200 may perform the program operation and the read operation on the plurality of first nonvolatile memory chips 110 and the plurality of third nonvolatile memory chips 130 included in the first nonvolatile memory package 100 - 1 and the plurality of second nonvolatile memory chips 120 and the plurality of fourth nonvolatile memory chips 140 included in the second nonvolatile memory package 100 - 2 by driving only a load of the first buffer chip 160 and a load of the second buffer chip 180 . Therefore, the SSD device 1200 according to example embodiments may increase operational speed while having a large storage capacity.
Abstract
Description
- This application claims priority under 35 USC §119 to Korean Patent Application No. 10-2016-0087280, filed on Jul. 11, 2016 in the Korean Intellectual Property Office (KIPO), the contents of which are herein incorporated by reference in their entirety.
- Example embodiments relate to a storage system, and more particularly to a solid state drive (SSD) device and a storage system including the SSD device.
- A hard disk drive (HDD) device is typically used as a data storage mechanism of an electronic device. Recently, however, a solid state drive (SSD) device including nonvolatile memory devices, such as flash memories, are being used instead of a HDD device as the data storage mechanisms of electronic devices.
- A SSD device is advantageous over a HDD device because a SSD device does not include a mechanical device, such as a motor, and almost no heat and no noise are produced in a SSD device. In addition, a SSD device has advantages of fast access rate, high density, and high stability.
- Generally, a SSD device includes a plurality of nonvolatile memory chips coupled to each of a plurality of channels. As a storage capacity of a SSD device increases, a number of nonvolatile memory chips coupled to each of the channels increases. However, when a number of nonvolatile memory chips coupled to each of the channels increases, a drive load of each channel increases, such that the operational speed of the SSD is lowered.
- Some example embodiments are directed to a solid state drive (SSD) device that increases operational speed while providing a large storage capacity.
- Some example embodiments are directed to a storage system including the SSD device.
- According to example embodiments, a solid state drive (SSD) device includes a first nonvolatile memory package, a second nonvolatile memory package, and a controller. The first nonvolatile memory package includes a first buffer chip and a plurality of first nonvolatile memory chips. The second nonvolatile memory package includes a plurality of second nonvolatile memory chips. The controller controls the first nonvolatile memory package and the second nonvolatile memory package. The first buffer chip communicates a first address signal and a first data with the controller, and selectively communicates the first data with one of the plurality of first nonvolatile memory chips and the plurality of second nonvolatile memory chips based on the first address signal.
- According to example embodiments, a solid state drive (SSD) device includes a first nonvolatile memory package, a second nonvolatile memory package, a third nonvolatile memory package, a fourth nonvolatile memory package, and a controller. The first nonvolatile memory package includes a first buffer chip and a plurality of first nonvolatile memory chips. The second nonvolatile memory package includes a plurality of second nonvolatile memory chips. The third nonvolatile memory package includes a second buffer chip and a plurality of third nonvolatile memory chips. The fourth nonvolatile memory package includes a plurality of fourth nonvolatile memory chips. The controller controls the first nonvolatile memory package, the second nonvolatile memory package, the third nonvolatile memory package, and the fourth nonvolatile memory package. The first buffer chip communicates a first address signal and a first data with the controller, and selectively communicates the first data with one of the plurality of first nonvolatile memory chips and the plurality of second nonvolatile memory chips based on the first address signal. The second buffer chip communicates the first address signal and the first data with the controller, and selectively communicates the first data with one of the plurality of third nonvolatile memory chips and the plurality of fourth nonvolatile memory chips based on the first address signal.
- Illustrative, non-limiting example embodiments will be more clearly understood from the following detailed description in conjunction with the accompanying drawings.
-
FIG. 1 is a block diagram illustrating a storage system according to example embodiments. -
FIG. 2 is a diagram illustrating an example of a solid state drive (SSD) device included in the storage system ofFIG. 1 . -
FIG. 3 is a block diagram illustrating an example of a nonvolatile memory device included in each of a plurality of first nonvolatile memory chips and each of a plurality of second nonvolatile memory chips ofFIG. 2 . -
FIG. 4 is a circuit diagrams illustrating an example of a memory cell array included in the nonvolatile memory device ofFIG. 3 . -
FIG. 5 is a block diagram illustrating an example of a first buffer chip included in a first nonvolatile memory package ofFIG. 2 . -
FIG. 6 is a circuit diagram illustrating an example of a connection of a second receiver and a connection of a third receiver ofFIG. 5 . -
FIG. 7 is a diagram illustrating another example of the SSD device included in the storage system ofFIG. 1 . -
FIG. 8 is a block diagram illustrating an example of a second buffer chip included in a third nonvolatile memory package ofFIG. 7 . -
FIG. 9 is a circuit diagram illustrating an example of a connection of a second receiver and a connection of a third receiver ofFIG. 8 . -
FIG. 10 is a block diagram illustrating a storage system according to example embodiments. -
FIG. 11 is a diagram illustrating an example of a SSD device included in the storage system ofFIG. 10 . - The present disclosure now will be described more fully hereinafter with reference to the accompanying drawings, in which various exemplary implementations are shown. The invention may, however, be embodied in many different forms and should not be construed as limited to the example embodiments. These example embodiments are just that—examples—and many implementations and variations are possible that do not require the details provided herein. It should also be emphasized that the disclosure provides details of alternative examples, but such listing of alternatives is not exhaustive. Furthermore, any consistency of detail between various examples should not be interpreted as requiring such detail—it is impracticable to list every possible variation for every feature described herein. The language of the claims should be referenced in determining the requirements of the invention.
- In the drawings, the size and relative sizes of layers and regions may be exaggerated for clarity. Like numbers refer to like elements throughout. Though the different figures show variations of exemplary implementations, these figures are not necessarily intended to be mutually exclusive from each other. Rather, as will be seen from the context of the detailed description below, certain features depicted and described in different figures can be combined with other features from other figures to result in various exemplary embodiments, when taking the figures and their description as a whole into consideration.
- Although the figures described herein may be referred to using language such as “one exemplary embodiment,” or “certain exemplary embodiments,” these figures, and their corresponding descriptions are not intended to be mutually exclusive from other figures or descriptions, unless the context so indicates. Therefore, certain aspects from certain figures may be the same as certain features in other figures, and/or certain figures may be different representations or different portions of a particular exemplary embodiment.
- The terminology used herein is for the purpose of describing particular exemplary embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items and may be abbreviated as “/”.
- It will be understood that, although the terms first, second, third etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. Unless the context indicates otherwise, these terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section, for example as a naming convention. Thus, a first element, component, region, layer or section discussed below in one section of the specification could be termed a second element, component, region, layer or section in another section of the specification or in the claims without departing from the teachings of the present invention. In addition, in certain cases, even if a term is not described using “first,” “second,” etc., in the specification, it may still be referred to as “first” or “second” in a claim in order to distinguish different claimed elements from each other.
- It will be further understood that the terms “comprises” and/or “comprising,” or “includes” and/or “including” when used in this specification, specify the presence of stated features, regions, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, regions, integers, steps, operations, elements, components, and/or groups thereof.
- It will be understood that when an element is referred to as being “connected” or “coupled” to or “on” another element, it can be directly connected or coupled to or on the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, or as “contacting” or “in contact with” another element, there are no intervening elements present. Other words used to describe the relationship between elements should be interpreted in a like fashion (e.g., “between” versus “directly between,” “adjacent” versus “directly adjacent,” etc.).
- Exemplary embodiments described herein will be described referring to plan views and/or cross-sectional views by way of ideal schematic views. Accordingly, the exemplary views may be modified depending on manufacturing technologies and/or tolerances. Therefore, the disclosed embodiments are not limited to those shown in the views, but include modifications in configuration formed on the basis of manufacturing processes. Therefore, regions exemplified in figures may have schematic properties, and shapes of regions shown in figures may exemplify specific shapes of regions of elements to which aspects of the invention are not limited.
-
FIG. 1 is a block diagram illustrating a storage system according to example embodiments. - As shown in
FIG. 1 , astorage system 1000 a includes ahost 1100 and a solid state drive (SSD)device 1200. - The
SSD device 1200 may include a plurality ofnonvolatile memory packages 100 and acontroller 200. - The plurality of
nonvolatile memory packages 100 may be used as a storage medium of theSSD device 1200. - In some example embodiments, each of the plurality of
nonvolatile memory packages 100 may include a plurality of nonvolatile memory chips. In this case, each of the plurality of nonvolatile memory chips may include a flash memory. - The
controller 200 may be coupled to the plurality ofnonvolatile memory packages 100 through a plurality of channels CH1 CH2, . . . , CHn, respectively. Here, n represents a positive integer. - In some example embodiments, as illustrated in
FIG. 1 , each of the plurality ofnonvolatile memory packages 100 may be coupled to thecontroller 200 through one respective channel. - The
controller 200 may exchange a signal SGL with thehost 1100 through asignal connector 210. The signal SGL may include a command, an address, and data. Thecontroller 200 may perform a program operation and a read operation on the plurality ofnonvolatile memory packages 100 according to the command received from thehost 1100. - The
SSD device 1200 may further include anauxiliary power supply 300. Theauxiliary power supply 300 may receive power PWR from thehost 1100 through apower connector 310 and provide power to thecontroller 200. - The
auxiliary power supply 300 may be placed inside or outside theSSD device 1200. For example, theauxiliary power supply 300 may be placed in a main board and provide auxiliary power to theSSD device 1200. - In some example embodiments, the plurality of
nonvolatile memory packages 100 and thecontroller 200 may be disposed or formed on the same printed circuit board (PCB). In this case, the plurality ofnonvolatile memory packages 100 and thecontroller 200 may be coupled to each other through wirings of the PCB (e.g. within and/or on the surface of the PCB). - Features of the
nonvolatile memory packages 100 may include a monolithic encapsulant, and external terminals, such as solder bumps, electrically connected to pads of the PCB. Thus, the PCB may contain separate and distinct nonvolatile memory packages with different encapsulates, and at different locations from a top down perspective of the PCB. Moreover, from a top down view, the PCB may have a size (area) substantially equal to the size (area) of the solid state drive. - Hereinafter, connections between the plurality of
nonvolatile memory packages 100 and thecontroller 200 on the PCB will be described. -
FIG. 2 is a diagram illustrating an example of a solid state drive (SSD) device included in the storage system ofFIG. 1 . - For ease of explanation, the
controller 200 and two nonvolatile memory packages 100-1 and 100-2 coupled to thecontroller 200 through one same channel are illustrated inFIG. 2 . - As illustrated in
FIG. 2 , the first nonvolatile memory package 100-1, the second nonvolatile memory package 100-2, and thecontroller 200 may be formed on thesame PCB 1210. - The first nonvolatile memory package 100-1 may include a plurality of first nonvolatile
memory chips NVM 110 and a first buffer chip BC 160. In some example embodiments, the plurality of firstnonvolatile memory chips 110 may be accumulated on each other. - The second nonvolatile memory package 100-2 may include a plurality of second nonvolatile
memory chips NVM 120. Contrary to the first nonvolatile memory package 100-1, the second nonvolatile memory package 100-2 may not include a buffer chip. In some example embodiments, the plurality of secondnonvolatile memory chips 120 may be accumulated on each other. - Each of the plurality of first
nonvolatile memory chips 110 and each of the plurality of secondnonvolatile memory chips 120 may include a nonvolatile memory device. - The
controller 200 may control the first nonvolatile memory package 100-1 and the second nonvolatile memory package 100-2 through one channel. - For example, during a program operation, the
controller 200 may provide an address signal and a program data to thefirst buffer chip 160 included in the first nonvolatile memory package 100-1, and thefirst buffer chip 160 may selectively provide the program data to one of the plurality of firstnonvolatile memory chips 110 included in the first nonvolatile memory package 100-1 and the plurality of secondnonvolatile memory chips 120 included in the second nonvolatile memory package 100-2 based on the address signal. - For example, during a read operation, the
controller 200 may provide the address signal to thefirst buffer chip 160 included in the first nonvolatile memory package 100-1, and thefirst buffer chip 160 may provide the address signal to a nonvolatile memory chip, which corresponds to the address signal, among the plurality of firstnonvolatile memory chips 110 included in the first nonvolatile memory package 100-1 and the plurality of secondnonvolatile memory chips 120 included in the second nonvolatile memory package 100-2. The nonvolatile memory chip, which receives the address signal from thefirst buffer chip 160, may provide read data to thefirst buffer chip 160, and thefirst buffer chip 160 may provide the read data to thecontroller 200. -
FIG. 3 is a block diagram illustrating an example of a nonvolatile memory device included in each of a plurality of first nonvolatile memory chips and each of a plurality of second nonvolatile memory chips ofFIG. 2 . - The nonvolatile memory device included in each of the plurality of first
nonvolatile memory chips 110 and each of the plurality of secondnonvolatile memory chips 120 may be implemented with anonvolatile memory device 400 ofFIG. 3 . - As shown in
FIG. 3 , thenonvolatile memory device 400 may include amemory cell array 410, anaddress decoder 420, apage buffer circuit 430, a data input/output circuit 440, avoltage generator 450, andcontrol circuit 460. - The
memory cell array 410 may be coupled to theaddress decoder 420 through a string selection line SSL, a plurality of word lines WLs, and a ground selection line GSL. In addition, thememory cell array 410 may be coupled to thepage buffer circuit 430 through a plurality of bit lines BLs. - The
memory cell array 410 may include a plurality of memory cells coupled to the plurality of word lines WLs and the plurality of bit lines BLs. - In some example embodiments, the
memory cell array 410 may be a three-dimensional memory cell array, which is formed on a substrate in a three-dimensional structure (or a vertical structure). In this case, thememory cell array 410 may include vertical cell strings that are vertically oriented such that at least one memory cell is located over another memory cell. The following patent documents, which are hereby incorporated by reference, describe suitable configurations for three-dimensional memory cell arrays: U.S. Pat. Nos. 7,679,133; 8,553,466; 8,654,587; 8,559,235; and US Pat. Pub. No. 2011/0233648. - In other example embodiments, the
memory cell array 410 may be a two-dimensional memory cell array, which is formed on a substrate in a two-dimensional structure (or a horizontal structure). -
FIG. 4 is a circuit diagrams illustrating an example of a memory cell array included in the nonvolatile memory device ofFIG. 3 . - A
memory cell array 410 ofFIG. 4 may be formed on a substrate in a three-dimensional structure (or a vertical structure). For example, a plurality of memory cell strings included in thememory cell array 410 may be formed in a direction perpendicular to the substrate. - As shown in
FIG. 4 , thememory cell array 410 may include memory cell strings NS11 to NS33 coupled between bit lines BL1, BL2 and BL3 and a common source line CSL. Each of the memory cell strings NS11 to NS33 may include a string selection transistor SST, a plurality of memory cells MC1 to MC8, and a ground selection transistor GST. - In
FIG. 4 , each of the memory cell strings NS11 to NS33 is illustrated to include eight memory cells MC1 to MC8. However, example embodiments are not limited thereto. In some example embodiments, each of the memory cell strings NS11 to NS33 may include any number of memory cells. - Each string selection transistor SST may be connected to a corresponding string selection line SSL1 to SSL3. The plurality of memory cells MC1 to MC8 may be connected to corresponding word lines WL1 to WL8, respectively. Each ground selection transistor GST may be connected to a corresponding ground selection line GSL1 to GSL3. Each string selection transistor SST may be connected to a corresponding bit line BL1, BL2 and BL3, and each ground selection transistor GST may be connected to the common source line CSL.
- Word lines (e.g., WL1) having the same height may be commonly connected, and the ground selection lines GSL1 to GSL3 and the string selection lines SSL1 to SSL3 may be separated.
- In
FIG. 4 , thememory cell array 410 is illustrated to be coupled to eight word lines WL1 to WL8 and three bit lines BL1 to BL3. However, example embodiments are not limited thereto. In some example embodiments, thememory cell array 410 may be coupled to any number of world lines and bit lines. - As shown in
FIG. 3 , thecontrol circuit 460 may receive a command signal CMD and an address signal ADDR from thefirst buffer chip 160, and control a program operation, a read operation, and an erase operation of thenonvolatile memory device 400 based on the command signal CMD and the address signal ADDR. - For example, the
control circuit 460 may generate control signals CONs for controlling thevoltage generator 450 based on the command signal CMD, and generate a row address R_ADDR and a column address C_ADDR based on the address signal ADDR. Thecontrol circuit 460 may provide the row address R_ADDR to theaddress decoder 420 and provide the column address C_ADDR to the data input/output circuit 440. - The
address decoder 420 may be coupled to thememory cell array 410 through the string selection line SSL, the plurality of word lines WLs, and the ground selection line GSL. - During the program operation or the read operation, the
address decoder 420 may determine one of the plurality of word lines WLs as a selected word line and determine rest of the plurality of word lines WLs except for the selected word line as unselected word lines based on the row address R_ADDR. - The
voltage generator 450 may generate word line voltages VWLs, which are required for the operation of thenonvolatile memory device 400, based on the control signals CONs. The word line voltages VWLs may be applied to the plurality of word lines WLs through theaddress decoder 420. - During the program operation, the
voltage generator 450 may generate a program voltage and a program pass voltage. The program voltage may be applied to the selected word line through theaddress decoder 420, and the program pass voltage may be applied to the unselected word lines through theaddress decoder 420. - In addition, during the read operation, the
voltage generator 450 may generate a read voltage and a read pass voltage. The read voltage may be applied to the selected word line through theaddress decoder 420, and the read pass voltage may be applied to the unselected word lines through theaddress decoder 420. - The
page buffer circuit 430 may be coupled to thememory cell array 410 through the plurality of bit lines BLs. - The
page buffer circuit 430 may include a plurality of page buffers. In some example embodiments, one page buffer may be connected to one bit line. In other example embodiments, one page buffer may be connected to two or more bit lines. - The
page buffer circuit 430 may temporarily store data to be programmed in a selected page or data read out from the selected page. - The data input/
output circuit 440 may be coupled to thepage buffer circuit 430 through data lines DL. - During the program operation, the data input/
output circuit 440 may receive program data DATA from thefirst buffer chip 160 and provide the program data DATA to thepage buffer circuit 430 based on the column address C_ADDR received from thecontrol circuit 460. - During the read operation, the data input/
output circuit 440 may provide read data DATA, which are stored in thepage buffer circuit 430, to thefirst buffer chip 160 based on the column address C_ADDR received from thecontrol circuit 460. - As shown in
FIG. 2 , thefirst buffer chip 160 may be coupled to thecontroller 200 through afirst pad 111 of the first nonvolatile memory package 100-1 and afirst wiring 1211 formed on thePCB 1210. - In addition, the
first buffer chip 160 may be coupled to the plurality of firstnonvolatile memory chips 110 through a wire bonding in the first nonvolatile memory package 100-1. - In addition, the
first buffer chip 160 may be coupled to the plurality of secondnonvolatile memory chips 120 through asecond pad 112 of the first nonvolatile memory package 100-1, asecond wiring 1212 formed on thePCB 1210, and afirst pad 121 of the second nonvolatile memory package 100-2. - In one example, the
first buffer chip 160 may comprise a lookup table storing a plurality of chip identification codes (CID) that identify a nonvolatile memory chip or group of nonvolatile memory chips. The address signal sent by the controller to thefirst buffer chip 160 may include a CID (as well as a location of memory within a chip). Thefirst buffer chip 160 may compare a CID received from the controller as part of the address and compare the CID to CIDs stored in the look up table. The lookup table may output a control signal in response to a match of the received CID from thefirst buffer chip 160, such control signal being effective to determine where the address information will be retransmitted. - The look up table may be programmed to store the plurality of CIDs. For example, the look up table may include a fuse bank comprising a plurality of fuse sets that may be is programmed with appropriate CIDs during manufacturing of the SSD. Alternatively, the look up table may be programmed by the controller (e.g., during initialization) and comprise a plurality of registers (volatile or nonvolatile memory cells) each of which may store a CID.
-
FIG. 5 is a block diagram illustrating an example of a first buffer chip included in a first nonvolatile memory package ofFIG. 2 . - As shown in
FIGS. 2 and 5 , thefirst buffer chip 160 may include afirst port 161, asecond port 162, athird port 163, and acontrol logic 164. - The
first port 161 may be coupled to thecontroller 200 through thefirst pad 111 of the first nonvolatile memory package 100-1 and thefirst wiring 1211 formed on thePCB 1210 to communicate the data DATA with thecontroller 200. - The
second port 162 may be coupled to the plurality of firstnonvolatile memory chips 110 through the wire bonding in the first nonvolatile memory package 100-1 to communicate the data DATA with the plurality of firstnonvolatile memory chips 110. In some example embodiments, as illustrated inFIGS. 2 and 5 , data transmission lines between thesecond port 162 and the plurality of firstnonvolatile memory chips 110 may be coupled in a multi-drop topology. - The
third port 163 may be coupled to the plurality of secondnonvolatile memory chips 120 through thesecond pad 112 of the first nonvolatile memory package 100-1, thesecond wiring 1212 formed on thePCB 1210, and thefirst pad 121 of the second nonvolatile memory package 100-2 to communicate the data DATA with the plurality of secondnonvolatile memory chips 120. - The
control logic 164 may receive the data DATA from thecontroller 200 through thefirst port 161, and provide the data DATA to the plurality of firstnonvolatile memory chips 110 included in the first nonvolatile memory package 100-1 through thesecond port 162 or to the plurality of secondnonvolatile memory chips 120 included in the second nonvolatile memory package 100-2 through thethird port 163. - In addition, the
control logic 164 may receive the data DATA from the plurality of firstnonvolatile memory chips 110 included in the first nonvolatile memory package 100-1 through thesecond port 162 or from the plurality of secondnonvolatile memory chips 120 included in the second nonvolatile memory package 100-2 through thethird port 163, and provide the data DATA to thecontroller 200 through thefirst port 161. - In some example embodiments, the
first port 161 may include a first receiver 161-1 receiving the data DATA from thecontroller 200 and a first driver 161-2 providing the data DATA to thecontroller 200. - In some example embodiments, the
second port 162 may include a second receiver 162-2 receiving the data DATA from the plurality of firstnonvolatile memory chips 110 and a second driver 162-1 providing the data DATA to the plurality of firstnonvolatile memory chips 110. - In some example embodiments, the
third port 163 may include a third receiver 163-2 receiving the data DATA from the plurality of secondnonvolatile memory chips 120 and a third driver 163-1 providing the data DATA to the plurality of secondnonvolatile memory chips 120. - As described above, the
first port 161 may be coupled to thecontroller 200 through thefirst pad 111 of the first nonvolatile memory package 100-1 and thefirst wiring 1211 formed on thePCB 1210, thesecond port 162 may be coupled to the plurality of firstnonvolatile memory chips 110 through the wire bonding in the first nonvolatile memory package 100-1, and thethird port 163 may be coupled to the plurality of secondnonvolatile memory chips 120 through thesecond pad 112 of the first nonvolatile memory package 100-1, thesecond wiring 1212 formed on thePCB 1210, and thefirst pad 121 of the second nonvolatile memory package 100-2. Therefore, an optimum operation parameter of thefirst port 161, an optimum operation parameter of thesecond port 162, and an optimum operation parameter of thethird port 163 may be different from each other. - Therefore, the
control logic 164 may set an operation parameter of thefirst port 161, an operation parameter of thesecond port 162, and an operation parameter of thethird port 163 independently from each other. - For example, since the second driver 162-1 included in the
second port 162 is coupled to the plurality of firstnonvolatile memory chips 110 through the wire bonding in the first nonvolatile memory package 100-1 while the third driver 163-1 included in thethird port 163 is coupled to the plurality of secondnonvolatile memory chips 120 through thesecond pad 112 of the first nonvolatile memory package 100-1, thesecond wiring 1212 formed on thePCB 1210, and thefirst pad 121 of the second nonvolatile memory package 100-2, a drive strength of the third driver 163-1 may be set to be greater than a drive strength of the second driver 162-1. -
FIG. 6 is a circuit diagram illustrating an example of a connection of a second receiver and a connection of a third receiver ofFIG. 5 . - As illustrated in
FIG. 6 , on-die termination (ODT) resistors R1 and R2, which are coupled between a supply voltage VDD and a ground voltage GND, may be connected to an input electrode of the second receiver 162-2 included in thesecond port 162. - Similarly, ODT resistors R3 and R4, which are coupled between the supply voltage VDD and the ground voltage GND, may be connected to an input electrode of the third receiver 163-2 included in the
third port 163. - In this case, since the second receiver 162-2 included in the
second port 162 is coupled to the plurality of firstnonvolatile memory chips 110 through the wire bonding in the first nonvolatile memory package 100-1 while the third receiver 163-2 included in thethird port 163 is coupled to the plurality of secondnonvolatile memory chips 120 through thesecond pad 112 of the first nonvolatile memory package 100-1, thesecond wiring 1212 formed on thePCB 1210, and thefirst pad 121 of the second nonvolatile memory package 100-2, resistances of the ODT resistors R1 and R2 of the second receiver 162-2 may be set independently from resistances of the ODT resistors R3 and R4 of the third receiver 163-2. - As described above with reference to
FIGS. 1 to 6 , thecontroller 200 may perform the program operation and the read operation on the first nonvolatile memory package 100-1 and the second nonvolatile memory package 100-2 by driving only a load of thefirst buffer chip 160. Therefore, theSSD device 1200 according to example embodiments may increase operational speed while providing a large storage capacity. -
FIG. 7 is a diagram illustrating another example of the SSD device included in the storage system ofFIG. 1 . - For ease of explanation, the
controller 200 and four nonvolatile memory packages 100-1, 100-2, 100-3, and 100-4 coupled to thecontroller 200 through one same channel are illustrated inFIG. 7 . - As illustrated in
FIG. 7 , the first nonvolatile memory package 100-1, the second nonvolatile memory package 100-2, the third nonvolatile memory package 100-3, the fourth nonvolatile memory package 100-4, and thecontroller 200 may be formed on thesame PCB 1210. - The first nonvolatile memory package 100-1 may include a plurality of first nonvolatile
memory chips NVM 110 and a first buffer chip BC 160. In some example embodiments, the plurality of firstnonvolatile memory chips 110 may be accumulated on each other. - The second nonvolatile memory package 100-2 may include a plurality of second nonvolatile
memory chips NVM 120. Contrary to the first nonvolatile memory package 100-1, the second nonvolatile memory package 100-2 may not include a buffer chip. In some example embodiments, the plurality of secondnonvolatile memory chips 120 may be accumulated on each other. - The third nonvolatile memory package 100-3 may include a plurality of third nonvolatile
memory chips NVM 130 and a second buffer chip BC 170. In some example embodiments, the plurality of thirdnonvolatile memory chips 130 may be accumulated on each other. - The fourth nonvolatile memory package 100-4 may include a plurality of fourth nonvolatile
memory chips NVM 140. Contrary to the third nonvolatile memory package 100-3, the fourth nonvolatile memory package 100-4 may not include a buffer chip. In some example embodiments, the plurality of fourthnonvolatile memory chips 140 may be accumulated on each other. - Each of the plurality of first
nonvolatile memory chips 110, each of the plurality of secondnonvolatile memory chips 120, each of the plurality of thirdnonvolatile memory chips 130, and each of the plurality of fourthnonvolatile memory chips 140 may include a nonvolatile memory device. - The
controller 200 may control the first nonvolatile memory package 100-1, the second nonvolatile memory package 100-2, the third nonvolatile memory package 100-3, and the fourth nonvolatile memory package 100-4 through one channel. - For example, during a program operation, the
controller 200 may provide an address signal and a program data to thefirst buffer chip 160 included in the first nonvolatile memory package 100-1 and thesecond buffer chip 170 included in the third nonvolatile memory package 100-3 simultaneously. Based on the address signal, thefirst buffer chip 160 may selectively provide the program data to one of the plurality of firstnonvolatile memory chips 110 included in the first nonvolatile memory package 100-1 and the plurality of secondnonvolatile memory chips 120 included in the second nonvolatile memory package 100-2, or thesecond buffer chip 170 may selectively provide the program data to one of the plurality of thirdnonvolatile memory chips 130 included in the third nonvolatile memory package 100-3 and the plurality of fourthnonvolatile memory chips 140 included in the fourth nonvolatile memory package 100-4. - For example, during a read operation, the
controller 200 may provide the address signal to thefirst buffer chip 160 included in the first nonvolatile memory package 100-1 and thesecond buffer chip 170 included in the third nonvolatile memory package 100-3 simultaneously. Based on the address signal, thefirst buffer chip 160 may provide the address signal to a nonvolatile memory chip, which corresponds to the address signal, among the plurality of firstnonvolatile memory chips 110 included in the first nonvolatile memory package 100-1 and the plurality of secondnonvolatile memory chips 120 included in the second nonvolatile memory package 100-2, or thesecond buffer chip 170 may provide the address signal to a nonvolatile memory chip, which corresponds to the address signal, among the plurality of thirdnonvolatile memory chips 130 included in the third nonvolatile memory package 100-3 and the plurality of fourthnonvolatile memory chips 140 included in the fourth nonvolatile memory package 100-4. The nonvolatile memory chip, which receives the address signal from thefirst buffer chip 160 or from thesecond buffer chip 170, may provide read data to thefirst buffer chip 160 or to thesecond buffer chip 170, and thefirst buffer chip 160 or thesecond buffer chip 170 may provide the read data to thecontroller 200. - As illustrated in
FIG. 7 , thefirst buffer chip 160 may be coupled to thecontroller 200 through afirst pad 111 of the first nonvolatile memory package 100-1 and afirst wiring 1211 formed on thePCB 1210. - In addition, the
first buffer chip 160 may be coupled to the plurality of firstnonvolatile memory chips 110 through a wire bonding in the first nonvolatile memory package 100-1. - In addition, the
first buffer chip 160 may be coupled to the plurality of secondnonvolatile memory chips 120 through asecond pad 112 of the first nonvolatile memory package 100-1, asecond wiring 1212 formed on thePCB 1210, and afirst pad 121 of the second nonvolatile memory package 100-2. - The
second buffer chip 170 may be coupled to thecontroller 200 through afirst pad 131 of the third nonvolatile memory package 100-3 and thefirst wiring 1211 formed on thePCB 1210. - In addition, the
second buffer chip 170 may be coupled to the plurality of thirdnonvolatile memory chips 130 through a wire bonding in the third nonvolatile memory package 100-3. - In addition, the
second buffer chip 170 may be coupled to the plurality of fourthnonvolatile memory chips 140 through asecond pad 132 of the third nonvolatile memory package 100-3, athird wiring 1213 formed on thePCB 1210, and afirst pad 141 of the fourth nonvolatile memory package 100-4. - The
first buffer chip 160 included in the first nonvolatile memory package 100-1 ofFIG. 7 may be the same as thefirst buffer chip 160 included in the first nonvolatile memory package 100-1 ofFIG. 2 . Therefore, thefirst buffer chip 160 included in the first nonvolatile memory package 100-1 ofFIG. 7 may be implemented with thefirst buffer chip 160 ofFIG. 5 . -
FIG. 8 is a block diagram illustrating an example of a second buffer chip included in a third nonvolatile memory package ofFIG. 7 . - As shown in
FIGS. 7 and 8 , thesecond buffer chip 170 may include afirst port 171, asecond port 172, athird port 173, and acontrol logic 174. - The
first port 171 may be coupled to thecontroller 200 through thefirst pad 131 of the third nonvolatile memory package 100-3 and thefirst wiring 1211 formed on thePCB 1210 to communicate the data DATA with thecontroller 200. - The
second port 172 may be coupled to the plurality of thirdnonvolatile memory chips 130 through the wire bonding in the third nonvolatile memory package 100-3 to communicate the data DATA with the plurality of thirdnonvolatile memory chips 130. In some example embodiments, as illustrated inFIGS. 7 and 8 , data transmission lines between thesecond port 172 and the plurality of thirdnonvolatile memory chips 130 may be coupled in a multi-drop topology. - The
third port 173 may be coupled to the plurality of fourthnonvolatile memory chips 140 through thesecond pad 132 of the third nonvolatile memory package 100-3, thethird wiring 1213 formed on thePCB 1210, and thefirst pad 141 of the fourth nonvolatile memory package 100-4 to communicate the data DATA with the plurality of fourthnonvolatile memory chips 140. - The
control logic 174 may receive the data DATA from thecontroller 200 through thefirst port 171, and provide the data DATA to the plurality of thirdnonvolatile memory chips 110 included in the third nonvolatile memory package 100-3 through thesecond port 172 or to the plurality of fourthnonvolatile memory chips 140 included in the fourth nonvolatile memory package 100-4 through thethird port 173. - In addition, the
control logic 174 may receive the data DATA from the plurality of thirdnonvolatile memory chips 130 included in the third nonvolatile memory package 100-3 through thesecond port 172 or from the plurality of fourthnonvolatile memory chips 140 included in the fourth nonvolatile memory package 100-4 through thethird port 173, and provide the data DATA to thecontroller 200 through thefirst port 171. - In some example embodiments, the
first port 171 may include a first receiver 171-1 receiving the data DATA from thecontroller 200 and a first driver 171-2 providing the data DATA to thecontroller 200. - In some example embodiments, the
second port 172 may include a second receiver 172-2 receiving the data DATA from the plurality of thirdnonvolatile memory chips 130 and a second driver 172-1 providing the data DATA to the plurality of thirdnonvolatile memory chips 130. - In some example embodiments, the
third port 173 may include a third receiver 173-2 receiving the data DATA from the plurality of fourthnonvolatile memory chips 140 and a third driver 173-1 providing the data DATA to the plurality of fourthnonvolatile memory chips 140. - As described above, the
first port 171 may be coupled to thecontroller 200 through thefirst pad 131 of the third nonvolatile memory package 100-3 and thefirst wiring 1211 formed on thePCB 1210, thesecond port 172 may be coupled to the plurality of thirdnonvolatile memory chips 130 through the wire bonding in the third nonvolatile memory package 100-3, and thethird port 173 may be coupled to the plurality of fourthnonvolatile memory chips 140 through thesecond pad 132 of the third nonvolatile memory package 100-3, thethird wiring 1213 formed on thePCB 1210, and thefirst pad 141 of the fourth nonvolatile memory package 100-4. Therefore, optimum operation parameters of thefirst port 171, thesecond port 172, and thethird port 173 may be different from each other. - Therefore, the
control logic 174 may set an operation parameter of thefirst port 171, an operation parameter of thesecond port 172, and an operation parameter of thethird port 173 independently from each other. - For example, since the second driver 172-1 included in the
second port 172 is coupled to the plurality of thirdnonvolatile memory chips 130 through the wire bonding in the third nonvolatile memory package 100-3 while the third driver 173-1 included in thethird port 173 is coupled to the plurality of fourthnonvolatile memory chips 140 through thesecond pad 132 of the third nonvolatile memory package 100-3, thethird wiring 1213 formed on thePCB 1210, and thefirst pad 141 of the fourth nonvolatile memory package 100-4, a drive strength of the third driver 173-1 may be set to be greater than a drive strength of the second driver 172-1. -
FIG. 9 is a circuit diagram illustrating an example of a connection of a second receiver and a connection of a third receiver ofFIG. 8 . - As illustrated in
FIG. 9 , on-die termination (ODT) resistors R5 and R6, which are coupled between a supply voltage VDD and a ground voltage GND, may be connected to an input electrode of the second receiver 172-2 included in thesecond port 172. - Similarly, ODT resistors R7 and R8, which are coupled between the supply voltage VDD and the ground voltage GND, may be connected to an input electrode of the third receiver 173-2 included in the
third port 173. - In this case, since the second receiver 172-2 included in the
second port 172 is coupled to the plurality of thirdnonvolatile memory chips 130 through the wire bonding in the third nonvolatile memory package 100-3 while the third receiver 173-2 included in thethird port 173 is coupled to the plurality of fourthnonvolatile memory chips 140 through thesecond pad 132 of the third nonvolatile memory package 100-3, thethird wiring 1213 formed on thePCB 1210, and thefirst pad 141 of the fourth nonvolatile memory package 100-4, resistances of the ODT resistors R5 and R6 of the second receiver 172-2 may be set independently from resistances of the ODT resistors R7 and R8 of the third receiver 173-2. - As described above, since the first nonvolatile memory package 100-1, the second nonvolatile memory package 100-2, the third nonvolatile memory package 100-3, and the fourth nonvolatile memory package 100-4 are coupled to the
controller 200 through one same channel, thecontroller 200 may perform the program operation and the read operation on the plurality of firstnonvolatile memory chips 110 and the plurality of secondnonvolatile memory chips 120 using thefirst buffer chip 160, or perform the program operation and the read operation on the plurality of thirdnonvolatile memory chips 130 and the plurality of fourthnonvolatile memory chips 140 using thesecond buffer chip 170. - As described above and shown in
FIGS. 1 and 7 to 9 , thecontroller 200 may perform the program operation and the read operation on the first nonvolatile memory package 100-1, the second nonvolatile memory package 100-2, the third nonvolatile memory package 100-3, and the fourth nonvolatile memory package 100-4 by driving only a load of thefirst buffer chip 160 and a load of thesecond buffer chip 170. Therefore, theSSD device 1200 according to example embodiments may increase operational speed while having a large storage capacity. -
FIG. 10 is a block diagram illustrating a storage system according to example embodiments. - As shown in
FIG. 10 , astorage system 1000 b includes ahost 1100 and aSSD device 1200. - The
SSD device 1200 may include a plurality ofnonvolatile memory packages 100 and acontroller 200. - The plurality of
nonvolatile memory packages 100 may be used as a storage medium of theSSD device 1200. - In some example embodiments, each of the plurality of
nonvolatile memory packages 100 may include a plurality of nonvolatile memory chips. In this case, each of the plurality of nonvolatile memory chips may include a flash memory. - The
controller 200 may be coupled to the plurality ofnonvolatile memory packages 100 through a plurality of channels CH1, CH2, . . . , CHn, respectively. Here, n represents a positive integer. - The
SSD device 1200 ofFIG. 10 is the same as theSSD device 1200 ofFIG. 1 except that each of the plurality of nonvolatile memory packages 100 included in theSSD device 1200 ofFIG. 10 is coupled to thecontroller 200 through two respective channels while each of the plurality of nonvolatile memory packages 100 included in theSSD device 1200 ofFIG. 1 is coupled to thecontroller 200 through one respective channel. Therefore, duplicated description about theSSD device 1200 ofFIG. 10 will be omitted here. -
FIG. 11 is a diagram illustrating an example of a SSD device included in the storage system ofFIG. 10 . - For ease of explanation, the
controller 200 and two nonvolatile memory packages 100-1 and 100-2 coupled to thecontroller 200 through two same channels are illustrated inFIG. 11 . - As illustrated in
FIG. 11 , the first nonvolatile memory package 100-1, the second nonvolatile memory package 100-2, and thecontroller 200 may be formed on asame PCB 1210. - The first nonvolatile memory package 100-1 may include a plurality of first nonvolatile
memory chips NVM 110, a first buffer chip BC 160, and a plurality of third nonvolatilememory chips NVM 130. - The second nonvolatile memory package 100-2 may include a plurality of second nonvolatile
memory chips NVM 120, a plurality of fourth nonvolatilememory chips NVM 140, and a second buffer chip BC 180. - Each of the plurality of first
nonvolatile memory chips 110, each of the plurality of secondnonvolatile memory chips 120, each of the plurality of thirdnonvolatile memory chips 130, and each of the plurality of fourthnonvolatile memory chips 140 may include a nonvolatile memory device. - The
controller 200 may control the plurality of firstnonvolatile memory chips 110 and the plurality of secondnonvolatile memory chips 120 through a first channel, and control the plurality of thirdnonvolatile memory chips 130 and the plurality of fourthnonvolatile memory chips 140 through a second channel. - For example, during a program operation, the
controller 200 may provide a first address signal and a first program data to thefirst buffer chip 160 included in the first nonvolatile memory package 100-1, and thefirst buffer chip 160 may selectively provide the first program data to one of the plurality of firstnonvolatile memory chips 110 included in the first nonvolatile memory package 100-1 and the plurality of secondnonvolatile memory chips 120 included in the second nonvolatile memory package 100-2 based on the first address signal. Independently from this operation, thecontroller 200 may provide a second address signal and a second program data to thesecond buffer chip 180 included in the second nonvolatile memory package 100-2, and thesecond buffer chip 180 may selectively provide the second program data to one of the plurality of thirdnonvolatile memory chips 130 included in the first nonvolatile memory package 100-1 and the plurality of fourthnonvolatile memory chips 140 included in the second nonvolatile memory package 100-2 based on the second address signal. - For example, during a read operation, the
controller 200 may provide the first address signal to thefirst buffer chip 160 included in the first nonvolatile memory package 100-1, and thefirst buffer chip 160 may provide the first address signal to a nonvolatile memory chip, which corresponds to the first address signal, among the plurality of firstnonvolatile memory chips 110 included in the first nonvolatile memory package 100-1 and the plurality of secondnonvolatile memory chips 120 included in the second nonvolatile memory package 100-2. The nonvolatile memory chip, which receives the first address signal from thefirst buffer chip 160, may provide first read data to thefirst buffer chip 160, and thefirst buffer chip 160 may provide the first read data to thecontroller 200. Independently from this operation, thecontroller 200 may provide the second address signal to thesecond buffer chip 180 included in the second nonvolatile memory package 100-2, and thesecond buffer chip 180 may provide the second address signal to a nonvolatile memory chip, which corresponds to the second address signal, among the plurality of thirdnonvolatile memory chips 130 included in the first nonvolatile memory package 100-1 and the plurality of fourthnonvolatile memory chips 140 included in the second nonvolatile memory package 100-2. The nonvolatile memory chip, which receives the second address signal from thesecond buffer chip 180, may provide second read data to thesecond buffer chip 180, and thesecond buffer chip 180 may provide the second read data to thecontroller 200. - As illustrated in
FIG. 11 , thefirst buffer chip 160 may be coupled to thecontroller 200 through afirst pad 111 of the first nonvolatile memory package 100-1 and afirst wiring 1211 formed on thePCB 1210. - In addition, the
first buffer chip 160 may be coupled to the plurality of firstnonvolatile memory chips 110 through a wire bonding in the first nonvolatile memory package 100-1. - In addition, the
first buffer chip 160 may be coupled to the plurality of secondnonvolatile memory chips 120 through asecond pad 112 of the first nonvolatile memory package 100-1, asecond wiring 1212 formed on thePCB 1210, and afirst pad 121 of the second nonvolatile memory package 100-2. - The
second buffer chip 180 may be coupled to thecontroller 200 through asecond pad 122 of the second nonvolatile memory package 100-2 and athird wiring 1213 formed on thePCB 1210. - In addition, the
second buffer chip 180 may be coupled to the plurality of fourthnonvolatile memory chips 140 through a wire bonding in the second nonvolatile memory package 100-2. - In addition, the
second buffer chip 180 may be coupled to the plurality of thirdnonvolatile memory chips 130 through athird pad 123 of the second nonvolatile memory package 100-2, afourth wiring 1214 formed on thePCB 1210, and athird pad 113 of the first nonvolatile memory package 100-1. - The
first buffer chip 160 included in the first nonvolatile memory package 100-1 ofFIG. 11 and thesecond buffer chip 180 included in the second nonvolatile memory package 100-2 ofFIG. 11 may be the same as thefirst buffer chip 160 included in the first nonvolatile memory package 100-1 ofFIG. 2 . Therefore, thefirst buffer chip 160 included in the first nonvolatile memory package 100-1 ofFIG. 11 and thesecond buffer chip 180 included in the second nonvolatile memory package 100-2 ofFIG. 11 may be implemented with thefirst buffer chip 160 ofFIG. 5 . - A structure and an operation of the
first buffer chip 160 ofFIG. 5 are described above with reference toFIGS. 1 to 6 . Therefore, description about thefirst buffer chip 160 included in the first nonvolatile memory package 100-1 ofFIG. 11 and thesecond buffer chip 180 included in the second nonvolatile memory package 100-2 ofFIG. 11 will be omitted here. - As described above, since the plurality of first
nonvolatile memory chips 110 and the plurality of secondnonvolatile memory chips 120 are coupled to thecontroller 200 through one channel and the plurality of thirdnonvolatile memory chips 130 and the plurality of fourthnonvolatile memory chips 140 are coupled to thecontroller 200 through another channel, thecontroller 200 may perform the program operation and the read operation on the plurality of firstnonvolatile memory chips 110 and the plurality of secondnonvolatile memory chips 120 using thefirst buffer chip 160, and, independently, perform the program operation and the read operation on the plurality of thirdnonvolatile memory chips 130 and the plurality of fourthnonvolatile memory chips 140 using thesecond buffer chip 180. - As described above and shown in
FIGS. 10 and 11 , thecontroller 200 may perform the program operation and the read operation on the plurality of firstnonvolatile memory chips 110 and the plurality of thirdnonvolatile memory chips 130 included in the first nonvolatile memory package 100-1 and the plurality of secondnonvolatile memory chips 120 and the plurality of fourthnonvolatile memory chips 140 included in the second nonvolatile memory package 100-2 by driving only a load of thefirst buffer chip 160 and a load of thesecond buffer chip 180. Therefore, theSSD device 1200 according to example embodiments may increase operational speed while having a large storage capacity. - The foregoing exemplary embodiments are illustrative of the herein described subject matter and are not to be construed as limiting thereof. Although a few example embodiments have been described, those skilled in the art will readily appreciate that many modifications are possible in the example embodiments without materially departing from the novel teachings and advantages of the herein described subject matter. Accordingly, all such modifications are intended to be included within the scope of the claims. Therefore, it is to be understood that the foregoing is illustrative of various example embodiments and is not to be construed as limited to the specific example embodiments disclosed, and that modifications to the disclosed example embodiments, as well as other example embodiments, are intended to be included within the scope of the appended claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/556,567 US10929024B2 (en) | 2016-07-11 | 2019-08-30 | Solid state drive devices and storage systems having the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2016-0087280 | 2016-07-11 | ||
KR1020160087280A KR102612003B1 (en) | 2016-07-11 | 2016-07-11 | Solid state drive device and storage system having the same |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/556,567 Continuation US10929024B2 (en) | 2016-07-11 | 2019-08-30 | Solid state drive devices and storage systems having the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20180011633A1 true US20180011633A1 (en) | 2018-01-11 |
US10402099B2 US10402099B2 (en) | 2019-09-03 |
Family
ID=60910405
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/644,743 Active 2037-11-23 US10402099B2 (en) | 2016-07-11 | 2017-07-08 | Solid state drive devices and storage systems having the same |
US16/556,567 Active US10929024B2 (en) | 2016-07-11 | 2019-08-30 | Solid state drive devices and storage systems having the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/556,567 Active US10929024B2 (en) | 2016-07-11 | 2019-08-30 | Solid state drive devices and storage systems having the same |
Country Status (2)
Country | Link |
---|---|
US (2) | US10402099B2 (en) |
KR (1) | KR102612003B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10761728B2 (en) * | 2018-03-28 | 2020-09-01 | SK Hynix Inc. | Memory controller and method of operating the same |
TWI716815B (en) * | 2018-09-13 | 2021-01-21 | 日商東芝記憶體股份有限公司 | Memory system, its control method and program |
US20210242171A1 (en) * | 2020-01-30 | 2021-08-05 | Samsung Electronics Co., Ltd. | Semiconductor package and method for fabricating the same |
US11341067B2 (en) * | 2010-02-23 | 2022-05-24 | Rambus Inc. | Coordinating memory operations using memory-device-generated reference signals |
US11423950B2 (en) * | 2019-09-23 | 2022-08-23 | Samsung Electronics Co., Ltd. | Solid state drive device and method for fabricating solid state drive device |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102612003B1 (en) * | 2016-07-11 | 2023-12-08 | 삼성전자주식회사 | Solid state drive device and storage system having the same |
KR102519572B1 (en) | 2018-05-11 | 2023-04-07 | 에스케이하이닉스 주식회사 | Memory system and operating method of memory system |
KR20200137548A (en) | 2019-05-30 | 2020-12-09 | 에스케이하이닉스 주식회사 | Memory device and test operating method thereof |
KR20200124045A (en) | 2019-04-23 | 2020-11-02 | 에스케이하이닉스 주식회사 | Memory system and operating method thereof |
US11404097B2 (en) | 2018-12-11 | 2022-08-02 | SK Hynix Inc. | Memory system and operating method of the memory system |
KR20200126666A (en) | 2019-04-30 | 2020-11-09 | 에스케이하이닉스 주식회사 | Memory system and operating method thereof |
US11139010B2 (en) | 2018-12-11 | 2021-10-05 | SK Hynix Inc. | Memory system and operating method of the memory system |
KR20200126678A (en) | 2019-04-30 | 2020-11-09 | 에스케이하이닉스 주식회사 | Memory system and operating method thereof |
US11810638B2 (en) * | 2020-09-29 | 2023-11-07 | Samsung Electronics Co., Ltd. | Memory device including multiple memory chips and data signal lines and a method of operating the memory device |
KR20220067572A (en) * | 2020-11-16 | 2022-05-25 | 삼성전자주식회사 | Memory package and storage device including the same |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6177810B1 (en) * | 1998-12-17 | 2001-01-23 | Siemens Aktiengesellschaft | Adjustable strength driver circuit and method of adjustment |
KR100564621B1 (en) | 2004-04-08 | 2006-03-28 | 삼성전자주식회사 | Buffered memory module package and module-stacked package comprising the module package |
US8090897B2 (en) | 2006-07-31 | 2012-01-03 | Google Inc. | System and method for simulating an aspect of a memory circuit |
US8438328B2 (en) | 2008-02-21 | 2013-05-07 | Google Inc. | Emulation of abstracted DIMMs using abstracted DRAMs |
US9507739B2 (en) | 2005-06-24 | 2016-11-29 | Google Inc. | Configurable memory circuit system and method |
US8060774B2 (en) | 2005-06-24 | 2011-11-15 | Google Inc. | Memory systems and memory modules |
DE112006004263B4 (en) | 2005-09-02 | 2015-05-13 | Google, Inc. | memory chip |
US9123409B2 (en) * | 2009-06-11 | 2015-09-01 | Micron Technology, Inc. | Memory device for a hierarchical memory architecture |
US8612809B2 (en) | 2009-12-31 | 2013-12-17 | Intel Corporation | Systems, methods, and apparatuses for stacked memory |
US9153296B2 (en) * | 2010-06-28 | 2015-10-06 | Intel Corporation | Methods and apparatuses for dynamic memory termination |
WO2013071399A1 (en) | 2011-11-14 | 2013-05-23 | Mosaid Technologies Incorporated | Package having stacked memory dies with serially connected buffer dies |
KR102084553B1 (en) | 2013-01-03 | 2020-03-04 | 삼성전자주식회사 | Memory system |
US9430324B2 (en) | 2013-05-24 | 2016-08-30 | Rambus Inc. | Memory repair method and apparatus based on error code tracking |
KR20140147218A (en) | 2013-06-19 | 2014-12-30 | 에스케이하이닉스 주식회사 | Memory device and system including the same |
US9361254B2 (en) | 2013-08-09 | 2016-06-07 | Nvidia Corporation | Memory device formed with a semiconductor interposer |
KR102185284B1 (en) * | 2013-12-12 | 2020-12-01 | 삼성전자 주식회사 | Buffer circuit compensating mismatch of on die termination resistors, semiconductor device and operating method thereof |
KR102612003B1 (en) * | 2016-07-11 | 2023-12-08 | 삼성전자주식회사 | Solid state drive device and storage system having the same |
-
2016
- 2016-07-11 KR KR1020160087280A patent/KR102612003B1/en active IP Right Grant
-
2017
- 2017-07-08 US US15/644,743 patent/US10402099B2/en active Active
-
2019
- 2019-08-30 US US16/556,567 patent/US10929024B2/en active Active
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11341067B2 (en) * | 2010-02-23 | 2022-05-24 | Rambus Inc. | Coordinating memory operations using memory-device-generated reference signals |
US10761728B2 (en) * | 2018-03-28 | 2020-09-01 | SK Hynix Inc. | Memory controller and method of operating the same |
US11137912B2 (en) * | 2018-03-28 | 2021-10-05 | SK Hynix Inc. | Memory controller and method of operating the same |
TWI716815B (en) * | 2018-09-13 | 2021-01-21 | 日商東芝記憶體股份有限公司 | Memory system, its control method and program |
US11295794B2 (en) | 2018-09-13 | 2022-04-05 | Kioxia Corporation | Memory system, control method, and non-transitory computer readable medium |
US11423950B2 (en) * | 2019-09-23 | 2022-08-23 | Samsung Electronics Co., Ltd. | Solid state drive device and method for fabricating solid state drive device |
US11881279B2 (en) | 2019-09-23 | 2024-01-23 | Samsung Electronics Co., Ltd. | Solid state drive device and method for fabricating solid state drive device |
US20210242171A1 (en) * | 2020-01-30 | 2021-08-05 | Samsung Electronics Co., Ltd. | Semiconductor package and method for fabricating the same |
US11637085B2 (en) * | 2020-01-30 | 2023-04-25 | Samsung Electronics Co., Ltd. | Semiconductor package and method for fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
KR102612003B1 (en) | 2023-12-08 |
US10929024B2 (en) | 2021-02-23 |
US10402099B2 (en) | 2019-09-03 |
KR20180006654A (en) | 2018-01-19 |
US20190384491A1 (en) | 2019-12-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10929024B2 (en) | Solid state drive devices and storage systems having the same | |
US10437766B2 (en) | Data storage device including transmission line having open stub and method of operating the same | |
US20110161583A1 (en) | Memory card and memory system including semiconductor chips in stacked structure | |
JP4843336B2 (en) | Nonvolatile semiconductor memory device | |
US11557538B2 (en) | Semiconductor storage device | |
US11881279B2 (en) | Solid state drive device and method for fabricating solid state drive device | |
CN114156276A (en) | Three-dimensional semiconductor memory device | |
US11238934B2 (en) | Nonvolatile memory device | |
US11302384B2 (en) | Method of controlling on-die termination and memory system performing the same | |
US20230230956A1 (en) | Semiconductor package and method for fabricating the same | |
US9805768B2 (en) | Three-dimensional (3D) non-volatile semiconductor memory device for loading improvement | |
US20220278122A1 (en) | Semiconductor device | |
US11810638B2 (en) | Memory device including multiple memory chips and data signal lines and a method of operating the memory device | |
CN116209274A (en) | Nonvolatile memory device | |
CN112563278B (en) | Semiconductor device with chip-to-chip bonding structure | |
US20200082862A1 (en) | Semiconductor packages | |
KR20220067572A (en) | Memory package and storage device including the same | |
US11469270B2 (en) | Semiconductor storage device | |
US11832382B2 (en) | Printed circuit board and a storage system including the same | |
US11315651B1 (en) | Non-volatile memory device | |
US11532365B2 (en) | Operation method of nonvolatile memory device | |
EP4060669A1 (en) | Nonvolatile memory device and operation method thereof | |
US20230205711A1 (en) | Memory device for efficiently determining whether to perform re-training operation and memory system including the same | |
CN115083488A (en) | Nonvolatile memory device and method of operating the same | |
US9230653B2 (en) | Semiconductor memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD, KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PARK, JI-WOON;REEL/FRAME:044422/0484 Effective date: 20170309 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |