US20170367180A1 - Array type discrete decoupling under bga grid - Google Patents
Array type discrete decoupling under bga grid Download PDFInfo
- Publication number
- US20170367180A1 US20170367180A1 US15/184,662 US201615184662A US2017367180A1 US 20170367180 A1 US20170367180 A1 US 20170367180A1 US 201615184662 A US201615184662 A US 201615184662A US 2017367180 A1 US2017367180 A1 US 2017367180A1
- Authority
- US
- United States
- Prior art keywords
- pcb
- discrete
- component
- pattern
- pads
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0005—Apparatus or processes for manufacturing printed circuits for designing circuits by computer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
- H05K1/113—Via provided in pad; Pad over filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
- H05K1/114—Pad being close to via, but not surrounding the via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10704—Pin grid array [PGA]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10712—Via grid array, e.g. via grid array capacitor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10719—Land grid array [LGA]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10734—Ball grid array [BGA]; Bump grid array
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- circuit board pad design Various exemplary embodiments disclosed herein relate generally to circuit board pad design.
- a land grid array is a type of surface-mount packaging (a chip carrier) used for integrated circuits. LGA packages are used to permanently mount devices such as microprocessors. A LGA can provide more interconnection pins than can be put on a dual in-line or flat package. The whole bottom surface of the device can be used, instead of just the perimeter.
- a ball grid array is a specific type of LGA that uses solder balls to facilitate the connection between the device and a circuit board.
- a printed circuit board for electrically connecting a discrete array component comprising: a pattern formed on the PCB which is a merger of a set of via pads and a discrete array component; wherein the pattern is generated by a pin mapping between the discrete array component and a via grid array on the PCB; and wherein the pattern is formed of a metal etched during a manufacturing process of the PCB.
- CAD computer aided design
- PCB printed circuit board
- a design tool mode configured to identify a placement of the discrete array component on the PCB and to verify whether pin mapping between the discrete array component and a ball grid array (BGA) on the opposite side of the PCB is feasible;
- BGA ball grid array
- a design tool mode configured to determine the geometry of a set of via pads to be associated with the discrete array component and a geometry for the discrete array component;
- a design tool mode configured to generate a pattern on the PCB associated with a merger of the via pads and discrete array component.
- FIG. 1A illustrates an exemplary outline of an array type component on top of a via grid
- FIG. 1B illustrates exemplary side view of FIG. 1A ;
- FIG. 2 illustrates exemplary separate copper structures
- FIG. 3 illustrates an exemplary result of a merged copper pattern between two different structures
- FIG. 4 illustrates an exemplary solder mask application
- FIG. 5 illustrates an embodiment of a merged copper pattern
- FIG. 6 illustrates an embodiment of a merged copper pattern
- FIG. 7 illustrates an exemplary method of merging copper patterns.
- PCB printed circuit boards
- Some embodiments include a merger of two different patterns on a PCB to allow the use of array type discrete on the back side of a PCB having a BGA on the directly opposite side.
- An array type discrete may include, for example, a plurality of resistors or capacitors. Similarly, a variety of both capacitors and resistors may be included on an array type discrete such as two resistors and one capacitor. Similarly, three resistors may be attached to a single array type discrete.
- Some components may include Land Grid Arrays (LGA) to connect to a Printed Circuit Board (PCB). Solder paste may be applied in this case to the PCB while the component is placed onto the correct position. The solder paste thereafter holds the component in the correct position. At a later time, a soldering operation may be performed to fix the component to the PCB.
- LGA Land Grid Arrays
- PCB Printed Circuit Board
- Some components may have pads with pre-attached solder balls such as in ball grid arrays (BGA's), and these may also need to be placed onto the corresponding pads on the PCB.
- BGAs ball grid arrays
- solder paste or flux which may include solder-paste without the metallic component. Either the solder paste or the flux may stick the component in place until soldering occurs. Flux alone may be used because the solder of the “solder ball” of the BGA may provide enough solder to result in an electrical connection between the component and the PCB. Once the component is soldered onto the board there may be no visibility or access to the pad which hold the solder joints. The pads may be sheltered under the component.
- the PCB's may be made by the following process:
- Through-holes are produced in a circuit board.
- the holes may be coated with a conductive material, such as copper, producing a via barrel.
- a conductive material such as copper
- Adjacent vias may be entirely covered with etch resist.
- Etch resist may be a thin layer of a nonconductive polymer which can resist the acids used to remove copper from portions of the PCB. Via pads, via barrels and through-holes may be seen after etching is complete and etch resist is removed. Component pads and solder mask may also be visible.
- Solder mask may be a thin layer of a nonconductive polymer. Solder mask may prevent the copper portions of the via from oxidizing and prevents unintended solder bridges from accidentally forming on the circuit board. Solder mask may be applied using a silkscreen process. Solder paste may then be applied to a component pad within the boundaries of solder mask.
- solder mask corresponding to a component landing area on a component pad may then be removed. This may be accomplished by etching the solder mask to remove material.
- solder mask may be modified using photolithography. However, other processes may be used to remove a portion of solder the mask. Solder paste may be applied to a component pad within the boundaries of the removed portion of solder mask.
- a component may be attached to a component pad using reflowed solder paste.
- Solder mask may act as a part of a barrier between the via pad and component pad, preventing solder bridging from occurring during the attachment process.
- FIG. 1A illustrates an exemplary outline of an array type component on top of a via grid 100 on a PCB 106 .
- FIG. 1A may include vias 102 in a grid pattern and array type component 104 .
- Some embodiments include a merger of two different structures on a PCB 106 to allow the use of array type discretes on the back side of a PCB having a BGA on the directly opposite side.
- the first structure includes the vias 102 which may belong to the part of the BGA grid for the routing of the BGA on the top side.
- the second structure may be referred to as a copper land pattern for an array type component, as outlined in 104 .
- These two structures did not share the same space in the PCB in prior methods, with the copper land pattern lying outside the BGA grid.
- the merger of the copper structure may be allowed to share the same space on a PCB.
- FIG. 1B illustrates exemplary side view of FIG. 1A 150 .
- Exemplary side view 150 may include wrap plating 152 , PCB base material 154 , via fill material 156 , via wall plating 158 , solder mask 160 , discrete component 162 , and pins 164 - 168 .
- Wrap plating 152 may include an electrolytic hold plating deposition which extends onto the surface of the PCB from a plated via structure.
- Wrap plating 152 may include copper plating from a hold which wraps around a surface foil.
- PCB base material 154 may be any kind of base material such as Teflon, polyimide, FR4 high Tg, CEM1 etc.
- Via fill material 156 may be, for example, copper plugs, copper plate, surface material, and non-conductive epoxy.
- Solder mask 160 may be a thin layer of a nonconductive polymer as described above. Solder mask may prevent the copper portions of the via from oxidizing and prevents unintended solder bridges from accidentally forming on the circuit board. Solder mask may be applied using a silkscreen process and be used to cover areas which are not intended to be soldered.
- Discrete component 162 may lay on top of the PCB as illustrated.
- Pins 164 - 168 may overlap a typical BGA array pattern as illustrated where pin 166 is not immediately above a via.
- the pin mapping of the discrete array component(s) may include any variety of geometry and patterning.
- the same type of array component may be repeated on the PCB in a repeated pattern.
- different array type components and/or patterning of the component may be overlapped in development of the PCB.
- use of a two capacitor array component may be repeated multiple times on one PCB. This would account for a similar pattern being repeated.
- a PCB may account for one three resistor component, one two capacitor component and one component with one resistor and one capacitor on it, such that the geometry of the three components on the PCB is not in a fixed pattern.
- FIG. 2 illustrates exemplary separate copper structures 200 .
- Exemplary structures 200 may include copper design vias 202 , discrete component copper land pattern 204 , and PCB 206 .
- the two independent structures shown in FIG. 2 are designed for the via grid for the BGA which may protrude from both sides of the PCB and for the array type discrete component.
- four of the vias of the via grid array may map to the four corner pins of the array type discrete while the two pins in the middle array type discreet may map to two vias as shown and may allow for the grounding of the device.
- Some embodiments may overlay the design the two copper structures, i.e., the via grid array and the copper land pattern, which under normal circumstances may take up space separately on the PCB 106 .
- FIG. 3 illustrates an exemplary result of a merged copper pattern between two different copper structures 300 .
- FIG. 3 illustrates the result of the two copper structures of FIG. 2 overlayed on top of each other.
- FIG. 4 illustrates an exemplary solder mask application 400 .
- Exemplary solder mask application 402 may include solder mask 402 .
- a solder mask 402 may cover an exemplary area which is not intended be soldered. This solder mask 402 may allow an array type discrete component to be put on the back side of a BGA and seeks to minimize the chance of shorts between adjacent copper pads.
- FIG. 5 illustrates an embodiment of a merged copper pattern 500 .
- Embodiment 500 may include merged copper pattern 502 , vias 504 , and PCB 506 .
- Copper pattern 502 may be spread over a 4 ⁇ 5 via grid as depicted.
- the copper pattern 502 has four corner pads that align with four corner vias of the 4 ⁇ 5 via grid.
- Embodiment 500 may also include a middle copper layer 508 which may be spread over a 2 ⁇ 4 layer.
- FIG. 6 illustrates another embodiment of a merged copper pattern 600 .
- Embodiment 600 may include pads 602 , 604 , 606 , 608 , 610 , 612 , 614 , 616 , vias 620 , and PCB 618 .
- the pads may be distributed differently.
- pads 602 and 610 may be a pair, while pads 604 and 612 may be another pair.
- the pad pairs may be separated by different amount of vias as illustrated.
- FIG. 7 illustrates an exemplary method of merging copper patterns 700 .
- Method 700 may begin at step 702 where a CAD tool may be used or a PCB may be created by this method. Method 700 may proceed to step 704 where the method may identify the placement of one or more discrete array components on the PCB.
- Method 700 may then proceed to step 706 where it may verify the pin mapping between discrete components and the BGA.
- the discrete component may be made up of any number of components such as capacitors and/or resistors and may have any number of pins.
- the discrete array component may be any size or geometry such as illustrated in FIG. 5-6 . The method may then proceed to step 708 .
- step 708 the method may determine the geometry of the via pads and discrete component(s). The method may then proceed to step 710 .
- the CAD tool or PCB manufacturer may generate one or more patterns which may include the merged via pads and one or more discrete components.
- the generated pattern may be analyzed to determine the portions of the generated pattern to be masked by solder mask. The method may then proceed to step 712 where it may stop.
- the pattern generated by the method of merging copper patterns 700 may then be used in a manufacturing process to form such a generated pattern on the via side of the PCB. Then the manufacturing process may mask portions of the formed copper patter using solder mask.
- a computer aided design (CAD) tool allows the selection of vias and arrangement of the solder mask, component pads, and vias to be substantially automated.
- the computer aided design tool may automatically identify appropriate spacing and shape of the solder pad so as to allow placement of the surface mount components on the printed circuit board.
- the CAD tool may also automatically test and merge copper patterns in their design on top of a PCB as described above.
- a CAD tool may also provide instructions to control a machine to manufacture the modified circuit board. Instructions may be exported to the machine or the design tool may directly control the machine.
- the CAD instructions may include any Electronic Design Automation tool or technique.
- mask data preparation MDP
- MDP mask data preparation
- Resolution enhancement techniques to increase the photomask quality may also be used.
- OPC Optimal Proximity Correction
- Mask generation may also be utilized in the manufacturing.
- Software systems and versions such as Advanced Design System, Altium Designer, CircuitLogix, CircuitMaker, DesignSpark PCB, Pulsonix, SLED and Micro-Cap may be used or programmed for creation and automation of such circuits.
- various exemplary embodiments of the invention may be implemented in hardware and/or firmware. Furthermore, various exemplary embodiments may be implemented as instructions stored on a machine-readable storage medium, which may be read and executed by at least one processor to perform the operations described in detail herein.
- a machine-readable storage medium may include any mechanism for storing information in a form readable by a machine, such as a personal or laptop computer, a server, or other computing device.
- a machine-readable storage medium may include read-only memory (ROM), random-access memory (RAM), magnetic disk storage media, optical storage media, flash-memory devices, and similar storage media.
- any block diagrams herein represent conceptual views of illustrative circuitry embodying the principals of the invention.
- any flow charts, flow diagrams, state transition diagrams, pseudo code, and the like represent various processes which may be substantially represented in machine readable media and so executed by a computer or processor, whether or not such computer or processor is explicitly shown.
Abstract
Description
- Various exemplary embodiments disclosed herein relate generally to circuit board pad design.
- A land grid array (LGA) is a type of surface-mount packaging (a chip carrier) used for integrated circuits. LGA packages are used to permanently mount devices such as microprocessors. A LGA can provide more interconnection pins than can be put on a dual in-line or flat package. The whole bottom surface of the device can be used, instead of just the perimeter. A ball grid array (BGA) is a specific type of LGA that uses solder balls to facilitate the connection between the device and a circuit board.
- A brief summary of various exemplary embodiments is presented. Some simplifications and omissions may be made in the following summary, which is intended to highlight and introduce some aspects of the various exemplary embodiments, but not to limit the scope of the invention. Detailed descriptions of a preferred exemplary embodiment adequate to allow those of ordinary skill in the art to make and use the inventive concepts will follow in later sections.
- Various exemplary embodiments relate to a printed circuit board (PCB) for electrically connecting a discrete array component comprising: a pattern formed on the PCB which is a merger of a set of via pads and a discrete array component; wherein the pattern is generated by a pin mapping between the discrete array component and a via grid array on the PCB; and wherein the pattern is formed of a metal etched during a manufacturing process of the PCB.
- Various exemplary embodiments relate to a computer aided design (CAD) tool implemented on a computing device for soldering a discrete array component on a printed circuit board (PCB) for use with mounting a component comprising: a design tool mode configured to identify a placement of the discrete array component on the PCB and to verify whether pin mapping between the discrete array component and a ball grid array (BGA) on the opposite side of the PCB is feasible; a design tool mode configured to determine the geometry of a set of via pads to be associated with the discrete array component and a geometry for the discrete array component; and a design tool mode configured to generate a pattern on the PCB associated with a merger of the via pads and discrete array component.
- In order to better understand various exemplary embodiments, reference is made to the accompanying drawings, wherein:
-
FIG. 1A illustrates an exemplary outline of an array type component on top of a via grid; -
FIG. 1B illustrates exemplary side view ofFIG. 1A ; -
FIG. 2 illustrates exemplary separate copper structures; -
FIG. 3 illustrates an exemplary result of a merged copper pattern between two different structures; and -
FIG. 4 illustrates an exemplary solder mask application; -
FIG. 5 illustrates an embodiment of a merged copper pattern; -
FIG. 6 illustrates an embodiment of a merged copper pattern; and -
FIG. 7 illustrates an exemplary method of merging copper patterns. - The description and drawings presented herein illustrate various principles. It will be appreciated that those skilled in the art will be able to devise various arrangements that, although not explicitly described or shown herein, embody these principles and are included within the scope of this disclosure. As used herein, the term, “or” refers to a non-exclusive or (i.e,, and/or), unless otherwise indicated (e.g., “or else” or “or in the alternative”). Additionally, the various embodiments described herein are not necessarily mutually exclusive and may be combined to produce additional embodiments that incorporate the principles described herein. Further, while various exemplary embodiments are described with regard to printed circuit boards (PCB).
- Some embodiments include a merger of two different patterns on a PCB to allow the use of array type discrete on the back side of a PCB having a BGA on the directly opposite side. An array type discrete may include, for example, a plurality of resistors or capacitors. Similarly, a variety of both capacitors and resistors may be included on an array type discrete such as two resistors and one capacitor. Similarly, three resistors may be attached to a single array type discrete.
- Some components may include Land Grid Arrays (LGA) to connect to a Printed Circuit Board (PCB). Solder paste may be applied in this case to the PCB while the component is placed onto the correct position. The solder paste thereafter holds the component in the correct position. At a later time, a soldering operation may be performed to fix the component to the PCB.
- Some components may have pads with pre-attached solder balls such as in ball grid arrays (BGA's), and these may also need to be placed onto the corresponding pads on the PCB. However with BGAs there may be two alternatives—solder paste or flux, which may include solder-paste without the metallic component. Either the solder paste or the flux may stick the component in place until soldering occurs. Flux alone may be used because the solder of the “solder ball” of the BGA may provide enough solder to result in an electrical connection between the component and the PCB. Once the component is soldered onto the board there may be no visibility or access to the pad which hold the solder joints. The pads may be sheltered under the component.
- In some or all of the embodiments, the PCB's may be made by the following process:
- Through-holes are produced in a circuit board. The holes may be coated with a conductive material, such as copper, producing a via barrel. Other via construction methods are recognized by those skilled in the art.
- Adjacent vias may be entirely covered with etch resist. Etch resist may be a thin layer of a nonconductive polymer which can resist the acids used to remove copper from portions of the PCB. Via pads, via barrels and through-holes may be seen after etching is complete and etch resist is removed. Component pads and solder mask may also be visible. Solder mask may be a thin layer of a nonconductive polymer. Solder mask may prevent the copper portions of the via from oxidizing and prevents unintended solder bridges from accidentally forming on the circuit board. Solder mask may be applied using a silkscreen process. Solder paste may then be applied to a component pad within the boundaries of solder mask.
- A portion of solder mask corresponding to a component landing area on a component pad may then be removed. This may be accomplished by etching the solder mask to remove material. In an exemplary embodiment solder mask may be modified using photolithography. However, other processes may be used to remove a portion of solder the mask. Solder paste may be applied to a component pad within the boundaries of the removed portion of solder mask.
- A component may be attached to a component pad using reflowed solder paste. Solder mask may act as a part of a barrier between the via pad and component pad, preventing solder bridging from occurring during the attachment process.
- Referring now to the drawings, in which like numerals refer to like components or steps, there are disclosed broad aspects of various exemplary embodiments.
-
FIG. 1A illustrates an exemplary outline of an array type component on top of a viagrid 100 on aPCB 106.FIG. 1A may includevias 102 in a grid pattern andarray type component 104. - Some embodiments include a merger of two different structures on a
PCB 106 to allow the use of array type discretes on the back side of a PCB having a BGA on the directly opposite side. The first structure includes thevias 102 which may belong to the part of the BGA grid for the routing of the BGA on the top side. The second structure may be referred to as a copper land pattern for an array type component, as outlined in 104. These two structures did not share the same space in the PCB in prior methods, with the copper land pattern lying outside the BGA grid. In some embodiments, with pinout mapping between the two structures, the merger of the copper structure may be allowed to share the same space on a PCB. -
FIG. 1B illustrates exemplary side view ofFIG. 150.1A Exemplary side view 150 may include wrap plating 152,PCB base material 154, via fill material 156, via wall plating 158, solder mask 160,discrete component 162, and pins 164-168. Wrap plating 152 may include an electrolytic hold plating deposition which extends onto the surface of the PCB from a plated via structure. Wrap plating 152 may include copper plating from a hold which wraps around a surface foil. -
PCB base material 154 may be any kind of base material such as Teflon, polyimide, FR4 high Tg, CEM1 etc. Via fill material 156 may be, for example, copper plugs, copper plate, surface material, and non-conductive epoxy. Solder mask 160 may be a thin layer of a nonconductive polymer as described above. Solder mask may prevent the copper portions of the via from oxidizing and prevents unintended solder bridges from accidentally forming on the circuit board. Solder mask may be applied using a silkscreen process and be used to cover areas which are not intended to be soldered. -
Discrete component 162 may lay on top of the PCB as illustrated. Pins 164-168 may overlap a typical BGA array pattern as illustrated wherepin 166 is not immediately above a via. As illustrated in the following figures, the pin mapping of the discrete array component(s) may include any variety of geometry and patterning. For example, the same type of array component may be repeated on the PCB in a repeated pattern. Similarly, different array type components and/or patterning of the component may be overlapped in development of the PCB. For example, use of a two capacitor array component may be repeated multiple times on one PCB. This would account for a similar pattern being repeated. Similarly, a PCB may account for one three resistor component, one two capacitor component and one component with one resistor and one capacitor on it, such that the geometry of the three components on the PCB is not in a fixed pattern. -
FIG. 2 illustrates exemplaryseparate copper structures 200.Exemplary structures 200 may includecopper design vias 202, discrete componentcopper land pattern 204, andPCB 206. The two independent structures shown inFIG. 2 are designed for the via grid for the BGA which may protrude from both sides of the PCB and for the array type discrete component. - As shown in
FIG. 1A , four of the vias of the via grid array may map to the four corner pins of the array type discrete while the two pins in the middle array type discreet may map to two vias as shown and may allow for the grounding of the device. Some embodiments may overlay the design the two copper structures, i.e., the via grid array and the copper land pattern, which under normal circumstances may take up space separately on thePCB 106. -
FIG. 3 illustrates an exemplary result of a merged copper pattern between twodifferent copper structures 300.FIG. 3 illustrates the result of the two copper structures ofFIG. 2 overlayed on top of each other. -
FIG. 4 illustrates an exemplarysolder mask application 400. Exemplarysolder mask application 402 may includesolder mask 402. Asolder mask 402 may cover an exemplary area which is not intended be soldered. Thissolder mask 402 may allow an array type discrete component to be put on the back side of a BGA and seeks to minimize the chance of shorts between adjacent copper pads. -
FIG. 5 illustrates an embodiment of a mergedcopper pattern 500.Embodiment 500 may includemerged copper pattern 502, vias 504, andPCB 506.Copper pattern 502 may be spread over a 4×5 via grid as depicted. Thecopper pattern 502 has four corner pads that align with four corner vias of the 4×5 via grid.Embodiment 500 may also include amiddle copper layer 508 which may be spread over a 2×4 layer. -
FIG. 6 illustrates another embodiment of a mergedcopper pattern 600.Embodiment 600 may includepads pads pads -
FIG. 7 illustrates an exemplary method of mergingcopper patterns 700.Method 700 may begin atstep 702 where a CAD tool may be used or a PCB may be created by this method.Method 700 may proceed to step 704 where the method may identify the placement of one or more discrete array components on the PCB. -
Method 700 may then proceed to step 706 where it may verify the pin mapping between discrete components and the BGA. The discrete component may be made up of any number of components such as capacitors and/or resistors and may have any number of pins. Similarly, the discrete array component may be any size or geometry such as illustrated inFIG. 5-6 . The method may then proceed to step 708. - In
step 708 the method may determine the geometry of the via pads and discrete component(s). The method may then proceed to step 710. Instep 710 the CAD tool or PCB manufacturer may generate one or more patterns which may include the merged via pads and one or more discrete components. Instep 710, the generated pattern may be analyzed to determine the portions of the generated pattern to be masked by solder mask. The method may then proceed to step 712 where it may stop. - The pattern generated by the method of merging
copper patterns 700 may then be used in a manufacturing process to form such a generated pattern on the via side of the PCB. Then the manufacturing process may mask portions of the formed copper patter using solder mask. - In an exemplary embodiment, a computer aided design (CAD) tool allows the selection of vias and arrangement of the solder mask, component pads, and vias to be substantially automated. The computer aided design tool may automatically identify appropriate spacing and shape of the solder pad so as to allow placement of the surface mount components on the printed circuit board. The CAD tool may also automatically test and merge copper patterns in their design on top of a PCB as described above. A CAD tool may also provide instructions to control a machine to manufacture the modified circuit board. Instructions may be exported to the machine or the design tool may directly control the machine.
- The CAD instructions may include any Electronic Design Automation tool or technique. For example, mask data preparation (MDP) may be used such as generation of lithography photomasking which may be used to manufacture a circuit or chip. Resolution enhancement techniques to increase the photomask quality may also be used. Similarly, Optimal Proximity Correction (OPC) for compensation of interference and diffraction may be utilized. Mask generation may also be utilized in the manufacturing. Software systems and versions such as Advanced Design System, Altium Designer, CircuitLogix, CircuitMaker, DesignSpark PCB, Pulsonix, SLED and Micro-Cap may be used or programmed for creation and automation of such circuits.
- It should be apparent from the foregoing description that various exemplary embodiments of the invention may be implemented in hardware and/or firmware. Furthermore, various exemplary embodiments may be implemented as instructions stored on a machine-readable storage medium, which may be read and executed by at least one processor to perform the operations described in detail herein. A machine-readable storage medium may include any mechanism for storing information in a form readable by a machine, such as a personal or laptop computer, a server, or other computing device. Thus, a machine-readable storage medium may include read-only memory (ROM), random-access memory (RAM), magnetic disk storage media, optical storage media, flash-memory devices, and similar storage media.
- It should be appreciated by those skilled in the art that any block diagrams herein represent conceptual views of illustrative circuitry embodying the principals of the invention. Similarly, it will be appreciated that any flow charts, flow diagrams, state transition diagrams, pseudo code, and the like represent various processes which may be substantially represented in machine readable media and so executed by a computer or processor, whether or not such computer or processor is explicitly shown.
- Although the various exemplary embodiments have been described in detail with particular reference to certain exemplary aspects thereof, it should be understood that the invention is capable of other embodiments and its details are capable of modifications in various obvious respects. As is readily apparent to those skilled in the art, variations and modifications can be affected while remaining within the spirit and scope of the invention. Accordingly, the foregoing disclosure, description, and figures are for illustrative purposes only and do not in any way limit the invention, which is defined only by the claims.
Claims (15)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/184,662 US20170367180A1 (en) | 2016-06-16 | 2016-06-16 | Array type discrete decoupling under bga grid |
PCT/IB2017/000943 WO2017216640A1 (en) | 2016-06-16 | 2017-06-15 | Array type discrete decoupling under bga grid |
US15/961,098 US10743408B2 (en) | 2016-06-16 | 2018-04-24 | Array type discrete decoupling under BGA grid |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/184,662 US20170367180A1 (en) | 2016-06-16 | 2016-06-16 | Array type discrete decoupling under bga grid |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/961,098 Division US10743408B2 (en) | 2016-06-16 | 2018-04-24 | Array type discrete decoupling under BGA grid |
Publications (1)
Publication Number | Publication Date |
---|---|
US20170367180A1 true US20170367180A1 (en) | 2017-12-21 |
Family
ID=59656106
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/184,662 Abandoned US20170367180A1 (en) | 2016-06-16 | 2016-06-16 | Array type discrete decoupling under bga grid |
US15/961,098 Active US10743408B2 (en) | 2016-06-16 | 2018-04-24 | Array type discrete decoupling under BGA grid |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/961,098 Active US10743408B2 (en) | 2016-06-16 | 2018-04-24 | Array type discrete decoupling under BGA grid |
Country Status (2)
Country | Link |
---|---|
US (2) | US20170367180A1 (en) |
WO (1) | WO2017216640A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190067232A1 (en) * | 2017-08-31 | 2019-02-28 | Micron Technology, Inc. | Method for Solder Bridging Elimination for Bulk Solder C2S Interconnects |
CN112272453A (en) * | 2020-10-21 | 2021-01-26 | 歌尔光学科技有限公司 | PCB (printed Circuit Board) and manufacturing process thereof, chip set and DLP (digital light processing) projector |
US11294435B2 (en) * | 2018-12-14 | 2022-04-05 | Dell Products L.P. | Information handling system high density motherboard |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109548298B (en) * | 2019-01-03 | 2021-06-29 | 郑州云海信息技术有限公司 | PCB design drawing editing method based on IC chip and related device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020195269A1 (en) * | 2001-06-22 | 2002-12-26 | Intel Corporation | Via intersect pad for electronic components and methods of manufacture |
US20050128721A1 (en) * | 2003-12-16 | 2005-06-16 | Tay Cheng S. | Printed circuit boards having pads for solder balls and methods for the implementation thereof |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7472360B2 (en) * | 2006-06-14 | 2008-12-30 | International Business Machines Corporation | Method for implementing enhanced wiring capability for electronic laminate packages |
US7602615B2 (en) | 2007-02-23 | 2009-10-13 | Alcatel Lucent | In-grid decoupling for ball grid array (BGA) devices |
US8759689B2 (en) * | 2011-01-04 | 2014-06-24 | Alcatel Lucent | Land pattern for 0201 components on a 0.8 mm pitch array |
US20150092373A1 (en) * | 2013-10-02 | 2015-04-02 | Alcatel-Lucent Canada Inc. | Mounting solution for components on a very fine pitch array |
-
2016
- 2016-06-16 US US15/184,662 patent/US20170367180A1/en not_active Abandoned
-
2017
- 2017-06-15 WO PCT/IB2017/000943 patent/WO2017216640A1/en active Application Filing
-
2018
- 2018-04-24 US US15/961,098 patent/US10743408B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020195269A1 (en) * | 2001-06-22 | 2002-12-26 | Intel Corporation | Via intersect pad for electronic components and methods of manufacture |
US20050128721A1 (en) * | 2003-12-16 | 2005-06-16 | Tay Cheng S. | Printed circuit boards having pads for solder balls and methods for the implementation thereof |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190067232A1 (en) * | 2017-08-31 | 2019-02-28 | Micron Technology, Inc. | Method for Solder Bridging Elimination for Bulk Solder C2S Interconnects |
US11670612B2 (en) | 2017-08-31 | 2023-06-06 | Micron Technology, Inc. | Method for solder bridging elimination for bulk solder C2S interconnects |
US11294435B2 (en) * | 2018-12-14 | 2022-04-05 | Dell Products L.P. | Information handling system high density motherboard |
US11662784B2 (en) | 2018-12-14 | 2023-05-30 | Dell Products L.P. | Information handling system high density motherboard |
CN112272453A (en) * | 2020-10-21 | 2021-01-26 | 歌尔光学科技有限公司 | PCB (printed Circuit Board) and manufacturing process thereof, chip set and DLP (digital light processing) projector |
Also Published As
Publication number | Publication date |
---|---|
US20180242447A1 (en) | 2018-08-23 |
WO2017216640A1 (en) | 2017-12-21 |
US10743408B2 (en) | 2020-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10743408B2 (en) | Array type discrete decoupling under BGA grid | |
US7516545B2 (en) | Method of manufacturing printed circuit board having landless via hole | |
US20180020547A1 (en) | Underlying recessed component placement | |
JPH1126919A (en) | Printed wiring board | |
US20150092373A1 (en) | Mounting solution for components on a very fine pitch array | |
US9769925B2 (en) | Relieved component pad for 0201 use between vias | |
US6803527B2 (en) | Circuit board with via through surface mount device contact | |
US8633398B2 (en) | Circuit board contact pads | |
US10729050B2 (en) | Fine pitch component placement on printed circuit boards | |
JPH01256161A (en) | Printed wiring board device | |
US20170280569A1 (en) | Extended pads to ease rework for btc and bga type technology | |
US10617009B1 (en) | Printed circuit board connection for integrated circuits using two routing layers | |
CN114266218A (en) | PCB layout and wiring method and device | |
US10624208B1 (en) | Landing pattern for ball grid array | |
JP2790310B2 (en) | Computer drawing method of wiring pattern | |
JP2021174975A (en) | Printed circuit board and printed circuit board manufacturing method | |
JPS63278398A (en) | Forming method for solder bridge preventing barrier in printed circuit board | |
JP2008078290A (en) | Printed circuit board and method for manufacturing the same | |
US20100077608A1 (en) | Alternating Via Fanout Patterns | |
JP2002158427A (en) | Printed wiring board, component mounting board and electronic apparatus | |
JPH03132092A (en) | Printed wiring board | |
JP2006100710A (en) | Mounting structure of electronic component, and recorder having same mounting structure | |
JPH11121933A (en) | Multilayered printed wiring board, and printed wiring board mounted with electronic components | |
JPH11274684A (en) | Manufacturing printed wiring board | |
JP2009146918A (en) | Printed wiring patterning method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ALCATEL-LUCENT CANADA, INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SCHRIEL, JAMES M.;CHAN, ALEX L.;BROWN, PAUL J.;REEL/FRAME:038935/0063 Effective date: 20160616 |
|
AS | Assignment |
Owner name: ALCATEL LUCENT, FRANCE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ALCATEL-LUCENT CANADA INC.;REEL/FRAME:042672/0063 Effective date: 20170601 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |