US20170345741A1 - Integrated fan-out package and method of fabricating the same - Google Patents
Integrated fan-out package and method of fabricating the same Download PDFInfo
- Publication number
- US20170345741A1 US20170345741A1 US15/201,604 US201615201604A US2017345741A1 US 20170345741 A1 US20170345741 A1 US 20170345741A1 US 201615201604 A US201615201604 A US 201615201604A US 2017345741 A1 US2017345741 A1 US 2017345741A1
- Authority
- US
- United States
- Prior art keywords
- die
- redistribution
- layer
- joining portions
- metallization
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 12
- 238000000465 moulding Methods 0.000 claims abstract description 23
- 150000001875 compounds Chemical class 0.000 claims abstract description 14
- 238000001465 metallisation Methods 0.000 claims description 94
- 238000005304 joining Methods 0.000 claims description 53
- 238000000034 method Methods 0.000 claims description 32
- 229910000679 solder Inorganic materials 0.000 claims description 13
- 230000005496 eutectics Effects 0.000 claims description 2
- 230000008569 process Effects 0.000 description 16
- 239000004065 semiconductor Substances 0.000 description 15
- 239000000758 substrate Substances 0.000 description 14
- XWQVQSXLXAXOPJ-QNGMFEMESA-N 4-[[[6-[5-chloro-2-[[4-[[(2r)-1-methoxypropan-2-yl]amino]cyclohexyl]amino]pyridin-4-yl]pyridin-2-yl]amino]methyl]oxane-4-carbonitrile Chemical compound C1CC(N[C@H](C)COC)CCC1NC1=CC(C=2N=C(NCC3(CCOCC3)C#N)C=CC=2)=C(Cl)C=N1 XWQVQSXLXAXOPJ-QNGMFEMESA-N 0.000 description 9
- 238000002161 passivation Methods 0.000 description 9
- 239000000463 material Substances 0.000 description 8
- 230000015572 biosynthetic process Effects 0.000 description 5
- 229910052751 metal Inorganic materials 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 238000000059 patterning Methods 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 4
- 239000004642 Polyimide Substances 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 229920002577 polybenzoxazole Polymers 0.000 description 3
- 229920001721 polyimide Polymers 0.000 description 3
- 229920000642 polymer Polymers 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 238000012858 packaging process Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 239000012778 molding material Substances 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/49527—Additional leads the additional leads being a multilayer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4825—Connection or disconnection of other leads to or from flat leads, e.g. wires, bumps, other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3178—Coating or filling in grooves made in the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/4952—Additional leads the additional leads being a bump or a wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49589—Capacitor integral with or on the leadframe
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1431—Logic devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1434—Memory
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/19011—Structure including integrated passive components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P80/00—Climate change mitigation technologies for sector-wide applications
- Y02P80/30—Reducing waste in manufacturing processes; Calculations of released waste quantities
Definitions
- FIG. 1 is an exemplary flow chart showing the process steps of the method of fabricating an integrated fan-out package in accordance with some embodiments of the present disclosure.
- FIGS. 2A-2H are the schematic cross-sectional views showing the integrated fan-out package at various stages of the method of fabricating an integrated fan-out package according to some embodiments of the present disclosure.
- FIGS. 3A-3B are the cross-sectional views showing the integrated fan-out package at various stages of the method of fabricating an integrated fan-out package according to some embodiments of the present disclosure.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- FIG. 1 is an exemplary flow chart showing the process steps of the method of fabricating an integrated fan-out package in accordance with some embodiments of the present disclosure.
- the various process steps of the process flow illustrated in FIG. 1 may comprise multiple process steps as discussed below.
- FIGS. 2A-2H are the schematic cross-sectional views showing the integrated fan-out package at various stages of the method of fabricating an integrated fan-out package according to some embodiments of the present disclosure. It is to be noted that the process steps described herein cover a portion of the manufacturing processes used to fabricate an integrated fan-out package. The embodiments are intended to provide further explanations but are not used to limit the scope of the present disclosure.
- a first wafer 10 including a plurality of first die 100 and a second wafer 20 including a plurality of second die 200 are provided.
- the die(s) described herein may be referred as a chip or an integrated circuit (IC).
- the first wafer 10 includes a semiconductor substrate 110 , a plurality of conductive pads 120 formed on the semiconductor substrate 110 , and a passivation layer 130 .
- the passivation layer 130 is formed over the substrate 110 and has a plurality of opening so as to partially expose the conductive pads 120 .
- the second wafer 20 includes a semiconductor substrate 210 , a plurality of conductive pads 220 formed on the semiconductor substrate 210 , and a passivation layer 230 .
- the passivation layer 230 is formed over the substrate 210 and has a plurality of opening so as to partially expose the conductive pads 220 .
- the semiconductor substrate 110 / 210 is a silicon substrate including active components (e.g., transistors, diodes, optoelectronic devices or the like) and passive components (e.g., resistors, capacitors, inductors, transducers or the like) formed therein.
- the conductive pads 120 / 220 are aluminum pads, copper pads or other suitable metallic pads.
- the passivation layer 130 / 230 includes a silicon oxide layer, a silicon nitride layer, a silicon oxy-nitride layer or a dielectric layer formed by other suitable dielectric materials.
- a plurality of conductive pillars 140 are formed on the exposed conductive pads 120 of the first wafer 10 , and a protection layer 150 is formed on the passivation layer 130 but the conductive pillars 140 are exposed out of the protection layer 150 .
- a plurality of conductive pillars 240 are formed on the conductive pads 220 of the second wafer 20 , and a protection layer 250 is formed on the passivation layer 230 without covering the conductive pillars 240 .
- the conductive pillars 140 and conductive pillars 240 are copper pillars or copper alloy pillars.
- the protection layer 150 or the protection layer 250 includes a polymer layer having sufficient thickness to protect the conductive pillars ( 140 / 240 ).
- the protection layer 150 / 250 includes a polybenzoxazole (PBO) layer, a polyimide (PI) layer or layers of other suitable polymer materials.
- the protection layer 150 / 250 may be made of inorganic materials.
- a wafer dicing process is performed to the first wafer 10 and the second wafer 20 , such that the first dies 100 of the first wafer 10 and the second dies 200 of the second wafer 20 are singulated from one another.
- the singulated first die 100 includes a semiconductor substrate 110 a , the conductive pads 120 formed on the semiconductor substrate 110 a , a passivation layer 130 a , the conductive pillars 140 , and a protection layer 150 a .
- the singulated second die 200 includes a semiconductor substrate 210 a , the conductive pads 220 formed on the semiconductor substrate 210 a , a passivation layer 230 a , the conductive pillars 240 , and a protection layer 250 a .
- a back side grinding process is performed on the rear surfaces of the first wafer 10 and the second wafer 20 after the protection layer 150 / 250 are formed and before the wafer dicing process is performed. During the back side grinding process, the semiconductor substrate 110 / 210 is grinded and thinned.
- FIG. 2C illustrates a cross-sectional view of the integrated fan-out package at one of various stages of the fabricating method.
- a carrier C is provided.
- the carrier C may be a glass carrier or any suitable carrier for the fabricating method of the integrated fan-out package.
- the carrier C is coated with a debond layer (not shown) and/or a dielectric material layer (not shown).
- the material of the debond layer may be any material suitable for debonding the carrier C from the above layers disposed thereon.
- At least one first die 100 and at least one second die 200 are disposed on the carrier C, and the first die 100 and the second die 200 are arranged adjacent to each other. In some embodiments, one or more first dies 100 and one or more second dies 200 may be picked and then placed on the carrier C.
- the first die 100 is a memory chip and the second die 200 is an application processor chip. However, in other embodiments, the first die 100 is an application processor chip and the second die 200 is a memory chip.
- the types of the first die(s) 100 and the second die(s) 200 are chosen based on the product requirements, but are not particularly limited thereto.
- a molding compound 310 is formed encapsulating the first dies 100 and the second dies 200 on the carrier C.
- the molding compound 310 includes, for example, an epoxy resin or any other suitable type of molding materials.
- the molding compound 310 fills the gaps between the first dies 100 and the second dies 200 and covers the first dies 100 and the second dies 200 .
- the molding compound 310 is planarized to expose the conductive pillars 140 of the first dies 100 and the conductive pillars 240 of the second dies 200 .
- the molding compound 310 is polished until the conductive pillars 140 of the first dies 100 and the conductive pillars 240 of the second dies 200 are exposed for further connection.
- top surfaces of the molding compound 310 , the first die(s) 100 and the second die(s) 200 become substantially coplanar.
- the molding compound 310 , the first dies 100 and the second dies 200 are planarized through a grinding process or a chemical mechanical polishing (CMP) process.
- CMP chemical mechanical polishing
- a cleaning step may be optionally performed, for example to clean and remove the residues generated from the grinding step.
- the disclosure is not limited thereto, and the planarizing step may be performed through any other suitable method.
- a redistribution structure 400 is formed over the molding compound 310 and on the first dies 100 and the second dies 200 .
- the formation of the redistribution structure 400 comprises forming a first redistribution layer 410 and forming a second redistribution layer 420 .
- a first redistribution layer 410 is formed.
- the first redistribution layer 410 at least comprises a first metallization layer 411 (part of first connection structure) connected to the first die 100 , a second metallization layer 412 (part of second connection structure) connected to the second die 200 and a lower inter-dielectric layer 414 isolating the first and second metallization layers 411 , 412 .
- the formation of the first redistribution layer 410 includes forming the lower inter-dielectric layer(s) 414 , patterning the lower inter-dielectric layer(s) 414 , forming a metal layer (not shown) over the lower inter-dielectric layer(s) 414 and patterning the metal layer to form the first and second metallization layers 411 , 412 .
- the first die 100 is electrically connected with the first metallization layer 411 through the conductive pads 120 and conductive pillars 140
- the second die 200 is electrically connected with the second metallization layer 412 through the conductive pads 220 and conductive pillars 240 .
- the first metallization layer 411 and the second metallization layer 412 are physically and electrically separate from each other, and at this point, the first die 100 is electrically isolated from the second die 200 .
- the lower inter-dielectric layer 414 sandwiched between the first metallization layer 411 and the second metallization layer 412 electrically isolates the first metallization layer 411 from the second metallization layer 412 .
- the material of the first metallization layer 411 or the second metallization layer 421 includes aluminum, titanium, copper, nickel, tungsten, and/or alloys thereof.
- the lower inter-dielectric layer 414 includes more than one dielectric layers.
- a second redistribution layer 420 is formed on the lower inter-dielectric layer 414 .
- the methods for forming the second redistribution layer 420 are similar to those of the first redistribution layer 410 .
- the second redistribution layer 420 comprises a plurality of metallization layers 421 and 422 stacked with upper inter-dielectric layers 424 .
- the formation of the second redistribution layer 420 comprises forming and patterning a plurality of dielectric layers and a plurality of conductive layers alternately to form the alternately stacked upper inter-dielectric layers 424 and metallization layers 421 / 422 .
- the lower inter-dielectric layer 414 and the upper inter-dielectric layers 424 constitute the inter-dielectric layer 430 .
- the metallization layers 421 and the first metallization layer 411 may be referred as first connection structure of the redistribution structure 400
- the metallization layers 422 and the second metallization layer 412 are referred as a second connection structure of the redistribution structure 400 .
- the inter-dielectric layer 430 located between the first and second redistribution layers 410 , 420 physically and electrically separating the first connection structure from the second connection structure.
- the materials of the inter-dielectric layer 430 include one or more polymer dielectric materials such as polyimide, benzocyclobutene (BCB), polybenzooxazole (PBO), or any other suitable polymer-based dielectric materials.
- the metallization layers 421 are electrically connected to the first metallization layer 411
- the metallization layers 422 are electrically connected to the second metallization layer 412 .
- the metallization layers 421 and the metallization layers 422 are physically and electrically separate from each other, and at this point, the first die 100 is electrically isolated from the second die 200 .
- the materials of the metallization layers 421 and 422 may be similar to or different from those of the first metallization layer 411 and the second metallization layer 412 .
- the metallization layers 421 and 422 include routing patterns for fan-out, traces, metal lines and/or contact pads.
- a plurality of joining portions 450 , ball pads 460 and contact structures 470 are formed on the second redistribution layer 420 of the redistribution structure 400 .
- some of the joining portions 450 are arranged on the metallization layer 421 and the electrically connected with the first die 100 through the first metallization layer 411 and the metallization layers 421
- some other of the joining portions 450 are arranged on the metallization layer 422 and electrically connected with the second die 200 through the second metallization layer 412 and the metallization layers 422 .
- the ball pads 460 or the contact structures 470 may be arranged on either the metallization layer 421 or the metallization layer 422 and either electrically connected with the first die 100 through the first metallization layer 411 and the metallization layers 421 or electrically connected to the second die 200 through the second metallization layer 412 and the metallization layers 422 .
- the ball pads 460 or the contact structures 470 may be arranged on either the metallization layer 421 or the metallization layer 422 and either electrically connected with the first die 100 through the first metallization layer 411 and the metallization layers 421 or electrically connected to the second die 200 through the second metallization layer 412 and the metallization layers 422 .
- the joining portions 450 , ball pads 460 and contact structures 470 are formed by patterning part of the upper inter-dielectric layers 424 to expose the underlying metallization layer 421 and the metallization layer 422 , forming a metal layer (not shown) on the patterned upper inter-dielectric layer 424 and then patterning to form the joining portions 450 , ball pads 460 and contact structures 470 .
- the materials of the joining portions 450 , ball pads 460 and contact structures 470 include copper, nickel, aluminum, tungsten or alloys thereof.
- solder balls 520 are disposed on the second redistribution layer 420 .
- the solder balls 520 are joined with the ball pads 460 of the second redistribution layer 420 through a solder flux.
- semiconductor devices such as integrated passive devices (IPD) 530 are disposed on the contact structures 470 on the second redistribution layer 420 and are electrically connected to the redistribution structure 400 through the contact structures 470 .
- the contact structures 470 connecting the integrated passive devices 530 to the metallization layer 422 (part of second connection structure) may be bumps.
- one or more bridge structures 600 are disposed on the joining portions 450 on the second redistribution layer 420 .
- at least one of the bridge structures 600 is joined with both the joining portions 450 on the metallization layer 421 and the joining portions 450 on the metallization layer 422 of the second redistribution layer 420 , so that the first die 100 is electrically connected to the second die 200 through the first redistribution layer 410 , the second redistribution layer 420 and the bridge structure 600 .
- the bridge structure 600 comprises an interconnect structure 610 formed therein and bonding structures 612 connected to the interconnection structure 610 .
- the interconnection structure 610 of the bridge structure 600 comprises alternately stacked metal layers and dielectric layers.
- the bridge structures 600 may be prepared by forming the interconnect structure in a semiconductor wafer or a semiconductor substrate (not shown), forming the bonding structures over the interconnect structure and then dicing the semiconductor wafer for obtaining individual bridge structures.
- the bridge structure 600 is joined with the joining portions 450 on the metallization layer 421 and the metallization layer 422 of the second redistribution layer 420 through the bonding structures 612 of the bridge structure 600 , which allows the bridge structure 600 to be electrically connected to both of the first die 100 and the second die 200 and the first dies 100 and the second die 200 to be electrically connected to each other.
- the bonding of the bridge structure 600 with joining portions 450 is performed after disposing the solder balls 520 on the ball pads 460 .
- the bonding of the bridge structure 600 with joining portions 450 is via eutectic bonding between the bonding structures 612 and the joining portions 450 .
- the material of the bonding structures 612 is similar with that of the joining portions 450 .
- the disclosure is not particularly limited thereto, and other type of suitable bonding methods may be utilized.
- a wafer dicing process is performed and a plurality of integrated fan-out packages 700 are formed subsequently.
- the wafer dicing process is performed by cutting through the redistribution structure 400 and the molding compound 310 so as to separate the integrated fan-out packages 700 .
- the manufacturing process described above is part of a wafer level packaging process, and a plurality of integrated fan-out packages 700 is obtained after the wafer dicing process. After the wafer dicing process, the packages 700 are debonded from the carrier C and the carrier C is removed.
- FIGS. 3A-3B are the schematic cross-sectional views showing the integrated fan-out package at various stages of the method of fabricating an integrated fan-out package according to some embodiments of the present disclosure.
- a plurality of joining portions 450 and ball pads 460 are formed on the second redistribution layer 420 of the redistribution structure 400 .
- some of the joining portions 450 and some of the ball pads 460 are either disposed on the metallization layer 421 or the metallization layer 422 .
- the formation and/or materials of the joining portions 450 and ball pads 460 are similar with the examples of FIG. 2F described above.
- a plurality of solder balls 520 is disposed on the second redistribution layer 420 , wherein the solder balls 520 are joined with the ball pads 520 of the second redistribution layer 420 .
- one or more integrated passive devices are integrated within the bridge structure 600 ′. Compared with the structure shown in the example of FIGS. 2F-2G , there is no need to form contact structures for additional integrated passive devices.
- one or more bridge structures 600 ′ are disposed on the joining portions 450 on the second redistribution layer 420 .
- the bridge structures 600 ′ is joined with both the joining portion(s) 450 on the metallization layer 421 and the joining portion(s) 450 on the metallization layer 422 of the second redistribution layer 420 , so that the first die 100 is electrically connected to the second die 200 through the first redistribution layer 410 , the second redistribution layer 420 and the bridge structure 600 ′.
- the bridge structure 600 ′ comprises an interconnect structure 610 and bonding structures 612 electrically connected to the interconnection structure 610 .
- the interconnect structure 610 and the bonding structures 612 of the bridge structure 600 ′ are similar to the interconnect structure 610 and the bonding structures 612 described in the example of FIG. 2G . Thus, the detailed description of the interconnect structure 610 and bonding structures 612 will not be repeated herein.
- a wafer dicing process is performed and a plurality of integrated fan-out packages 700 are formed subsequently.
- the packages 700 are debonded from the carrier C and the carrier C is removed.
- the first die 100 is electrically connected with the second die 200 through the bridge structure 600 ′ as well as the redistribution structure 400 .
- some solder balls 520 are electrically connected to one of the first die 100 and some solder balls 520 are electrically connected to the second die 200 .
- the manufacturing process described above is part of a wafer level packaging process, and a plurality of integrated fan-out packages 700 is obtained after the wafer dicing process.
- the first die 100 and the second die 200 electrically are unconnected and isolated without the presence of an external bridge structure ( 600 / 600 ′). After bonding with the bridge structure, the first die 100 and the second die 200 are electrically connected to each other through an additional external bridge structure ( 600 / 600 ′) that is disposed on and connected to the redistribution structure 400 .
- the layout of the metallization layer(s) or the redistribution layer of the redistribution structure may be arranged in a more flexible way such that the metallization layer of the redistribution structure needs not to be redistributed for achieving direct die-to-die connection at the metallization layer in contact with the first and second dies.
- connection to the first and second dies may be achieved through such bridge structure and the connection pattern can be spread out over the whole area of the bridge structure, rather than being limited to extending between peripheries of the first and second dies. That is, changed from forming tracing or connecting lines between the adjacent dies, the die to die connection is achieved through the bridge structure or the array arrangement of the bridge structure above the redistribution structure, which allows the design of the metallization layers for die connection to be more flexible.
- the die to die connection is no longer limited to the shortest distance ( 2 D coplanar area) between the two dies, and die to die connection pattern at the redistribution layer is omitted.
- the electrical connection among adjacent dies is achieved through the external bridge structure along with the redistribution layers or redistribution structure.
- the yield of the package is increased with lower costs as the yield loss of the package is lessened by skipping the need for re-designed layout and verification steps of the redistribution structure.
- an integrated fan-out package comprising a first die and a second die, a molding compound, a redistribution structure, ball pads and a bridge structure.
- the first die and the second die are arranged adjacent to each other.
- the molding compound encapsulates the first and second dies and separates the first die from the second die.
- the redistribution structure is disposed over the molding compound and on the first die and the second die, wherein the redistribution structure comprises: a first connection structure electrically connected to the first die; a second connection structure electrically connected to the second die; and an inter-dielectric layer located between the first and second connection structures and separating the first connection structure from the second connection structure.
- the ball pad is disposed on the redistribution structure, wherein the ball pads are electrically connected with the first die through the first connection structure or are electrically connected with the second die through the second connection structure.
- the bridge structure is disposed on the first connection structure and on the second connection structure of the redistribution structure and electrically connecting the first die to the second die through the first connection structure and the second connection structure.
- an integrated fan-out package comprising a first die and a second die, a molding compound, a redistribution structure, a plurality of ball pads, joining portions and a bridge structure is described.
- the second die is arranged aside of the first die.
- the molding compound encapsulates the first and second dies and separates the first die from the second die.
- the redistribution structure is disposed on the molding compound and on the first and second dies, wherein the redistribution structure comprises: a first metallization layer connected to the first die and a second metallization layer connected to the second die; an inter-dielectric layer covering the first metallization layer and the second metallization layer and separating the first metallization layer from the second metallization layer; a redistribution layer disposed on the inter-dielectric layer.
- the plurality of ball pads is disposed on the redistribution layer and electrically connected to the redistribution layer.
- the joining portions are disposed on and electrically connected to the redistribution layer, wherein a portion of the joining portions is electrically connected to the first metallization layer and another portion of the joining portions is electrically connected to the second metallization layer.
- the bridge structure is bonded to the joining portions of the redistribution layer and electrically connects the first die to the second die through the first metallization layer, the second metallization layer, the redistribution layer and the joining portions.
- a method of fabricating an integrated fan-out package is described.
- a first die and a second die is disposed on a carrier.
- a molding compound is formed encapsulating the first and second dies and separating the first die from the second die.
- a first redistribution layer is formed comprising a first metallization layer connected to the first die and a second metallization layer connected to the second die, wherein the first and second metallization layers are separate from each other and the first die is electrically isolated from the second die.
- a second redistribution layer is formed on the first redistribution layer.
- Ball pads and joining portions are formed on the second redistribution layer, wherein a portion of the joining portions is electrically connected to the first metallization layer and another portion of the joining portions is electrically connected to the second metallization layer.
- Solder balls are disposed on the second redistribution layer and the solder balls are joined to the ball pads on the second redistribution layer.
- a bridge structure is disposed on the second redistribution layer, and the bridge structure are bonded with at least one of the portion of the joining portions and at least one of the another portion of the joining portions on the second redistribution layer to electrically connecting the first die with the second die through the first and second redistribution layers, the joining portions and the bridge structure.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
An integrated fan-out package is described. The integrated fan-out package comprises a first die and a second die arranged adjacent to each other. A molding compound encapsulates the first and second dies. A redistribution structure is disposed over the molding compound and on the first and second dies. The redistribution structure comprises a first connection structure electrically connected to the first die, a second connection structure electrically connected to the second die and an inter-dielectric layer located between the first and second connection structures and separating the first connection structure from the second connection structure. The ball pad is disposed on the redistribution structure and electrically connected with the first die or the second die. The bridge structure is disposed on the first connection structure and on the second connection structure and electrically connects the first die with the second die.
Description
- This application claims the priority benefits of U.S. provisional application Ser. No. 62/343,131, filed on May 31, 2016. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of specification.
- The rapid growth of the semiconductor industry is mostly attributed to continuous improvements in the integration density of various electronic components (i.e., transistors, diodes, resistors, capacitors, etc.). For the most part, this improvement in integration density has come from repeated reductions in minimum feature sizes, which allows more of the smaller components to be integrated into a given area. These smaller electronic components also require smaller packages that utilize less area than previous packages. Integrated fan-out packages become increasingly popular for their compactness.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 is an exemplary flow chart showing the process steps of the method of fabricating an integrated fan-out package in accordance with some embodiments of the present disclosure. -
FIGS. 2A-2H are the schematic cross-sectional views showing the integrated fan-out package at various stages of the method of fabricating an integrated fan-out package according to some embodiments of the present disclosure. -
FIGS. 3A-3B are the cross-sectional views showing the integrated fan-out package at various stages of the method of fabricating an integrated fan-out package according to some embodiments of the present disclosure. - The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
-
FIG. 1 is an exemplary flow chart showing the process steps of the method of fabricating an integrated fan-out package in accordance with some embodiments of the present disclosure. The various process steps of the process flow illustrated inFIG. 1 may comprise multiple process steps as discussed below.FIGS. 2A-2H are the schematic cross-sectional views showing the integrated fan-out package at various stages of the method of fabricating an integrated fan-out package according to some embodiments of the present disclosure. It is to be noted that the process steps described herein cover a portion of the manufacturing processes used to fabricate an integrated fan-out package. The embodiments are intended to provide further explanations but are not used to limit the scope of the present disclosure. - In accordance with some embodiments, referring to
FIG. 2A , afirst wafer 10 including a plurality of first die 100 and asecond wafer 20 including a plurality ofsecond die 200 are provided. The die(s) described herein may be referred as a chip or an integrated circuit (IC). In some embodiments, thefirst wafer 10 includes asemiconductor substrate 110, a plurality ofconductive pads 120 formed on thesemiconductor substrate 110, and a passivation layer 130. In one embodiment, the passivation layer 130 is formed over thesubstrate 110 and has a plurality of opening so as to partially expose theconductive pads 120. In some embodiments, thesecond wafer 20 includes a semiconductor substrate 210, a plurality ofconductive pads 220 formed on the semiconductor substrate 210, and a passivation layer 230. In one embodiment, the passivation layer 230 is formed over the substrate 210 and has a plurality of opening so as to partially expose theconductive pads 220. In some embodiments, thesemiconductor substrate 110/210 is a silicon substrate including active components (e.g., transistors, diodes, optoelectronic devices or the like) and passive components (e.g., resistors, capacitors, inductors, transducers or the like) formed therein. In certain embodiments, theconductive pads 120/220 are aluminum pads, copper pads or other suitable metallic pads. In some embodiments, the passivation layer 130/230 includes a silicon oxide layer, a silicon nitride layer, a silicon oxy-nitride layer or a dielectric layer formed by other suitable dielectric materials. - Referring to
FIG. 2A , in some embodiments, a plurality ofconductive pillars 140 are formed on the exposedconductive pads 120 of thefirst wafer 10, and aprotection layer 150 is formed on the passivation layer 130 but theconductive pillars 140 are exposed out of theprotection layer 150. Similarly, in some embodiments, a plurality ofconductive pillars 240 are formed on theconductive pads 220 of thesecond wafer 20, and a protection layer 250 is formed on the passivation layer 230 without covering theconductive pillars 240. In some embodiments, theconductive pillars 140 andconductive pillars 240 are copper pillars or copper alloy pillars. Furthermore, in some embodiments, theprotection layer 150 or the protection layer 250 includes a polymer layer having sufficient thickness to protect the conductive pillars (140/240). For example, theprotection layer 150/250 includes a polybenzoxazole (PBO) layer, a polyimide (PI) layer or layers of other suitable polymer materials. In some alternative embodiments, theprotection layer 150/250 may be made of inorganic materials. - Referring to
FIG. 2B , in certain embodiments, a wafer dicing process is performed to thefirst wafer 10 and thesecond wafer 20, such that thefirst dies 100 of thefirst wafer 10 and thesecond dies 200 of thesecond wafer 20 are singulated from one another. As shown inFIG. 2B , the singulated first die 100 includes asemiconductor substrate 110 a, theconductive pads 120 formed on thesemiconductor substrate 110 a, apassivation layer 130 a, theconductive pillars 140, and aprotection layer 150 a. Similarly, the singulated second die 200 includes asemiconductor substrate 210 a, theconductive pads 220 formed on thesemiconductor substrate 210 a, apassivation layer 230 a, theconductive pillars 240, and aprotection layer 250 a. In certain embodiments, a back side grinding process is performed on the rear surfaces of thefirst wafer 10 and thesecond wafer 20 after theprotection layer 150/250 are formed and before the wafer dicing process is performed. During the back side grinding process, thesemiconductor substrate 110/210 is grinded and thinned. -
FIG. 2C illustrates a cross-sectional view of the integrated fan-out package at one of various stages of the fabricating method. Referring to step S10 inFIG. 1 and as shown inFIG. 2A , a carrier C is provided. In some embodiments, the carrier C may be a glass carrier or any suitable carrier for the fabricating method of the integrated fan-out package. In some embodiments, the carrier C is coated with a debond layer (not shown) and/or a dielectric material layer (not shown). The material of the debond layer may be any material suitable for debonding the carrier C from the above layers disposed thereon. In certain embodiments, at least onefirst die 100 and at least onesecond die 200 are disposed on the carrier C, and thefirst die 100 and thesecond die 200 are arranged adjacent to each other. In some embodiments, one or more first dies 100 and one or more second dies 200 may be picked and then placed on the carrier C. In some embodiments, thefirst die 100 is a memory chip and thesecond die 200 is an application processor chip. However, in other embodiments, thefirst die 100 is an application processor chip and thesecond die 200 is a memory chip. In the present disclosure, the types of the first die(s) 100 and the second die(s) 200 are chosen based on the product requirements, but are not particularly limited thereto. - In step S20 in
FIG. 1 and as shown inFIG. 2D , amolding compound 310 is formed encapsulating the first dies 100 and the second dies 200 on the carrier C. In some embodiments, themolding compound 310 includes, for example, an epoxy resin or any other suitable type of molding materials. In some embodiments, themolding compound 310 fills the gaps between the first dies 100 and the second dies 200 and covers the first dies 100 and the second dies 200. Furthermore, in certain embodiments, themolding compound 310 is planarized to expose theconductive pillars 140 of the first dies 100 and theconductive pillars 240 of the second dies 200. In some embodiments, themolding compound 310 is polished until theconductive pillars 140 of the first dies 100 and theconductive pillars 240 of the second dies 200 are exposed for further connection. In one embodiment, after grinding, top surfaces of themolding compound 310, the first die(s) 100 and the second die(s) 200 become substantially coplanar. Furthermore, in some embodiments, themolding compound 310, the first dies 100 and the second dies 200 are planarized through a grinding process or a chemical mechanical polishing (CMP) process. After the grinding process, a cleaning step may be optionally performed, for example to clean and remove the residues generated from the grinding step. However, the disclosure is not limited thereto, and the planarizing step may be performed through any other suitable method. - In step S30, step S40 in
FIG. 1 and as shown inFIGS. 2E-2F , aredistribution structure 400 is formed over themolding compound 310 and on the first dies 100 and the second dies 200. In some embodiments, the formation of theredistribution structure 400 comprises forming afirst redistribution layer 410 and forming asecond redistribution layer 420. - In certain embodiments, as shown in
FIG. 2E , afirst redistribution layer 410 is formed. Thefirst redistribution layer 410 at least comprises a first metallization layer 411 (part of first connection structure) connected to thefirst die 100, a second metallization layer 412 (part of second connection structure) connected to thesecond die 200 and a lowerinter-dielectric layer 414 isolating the first and second metallization layers 411, 412. In one embodiment, the formation of thefirst redistribution layer 410 includes forming the lower inter-dielectric layer(s) 414, patterning the lower inter-dielectric layer(s) 414, forming a metal layer (not shown) over the lower inter-dielectric layer(s) 414 and patterning the metal layer to form the first and second metallization layers 411, 412. In some embodiments, thefirst die 100 is electrically connected with thefirst metallization layer 411 through theconductive pads 120 andconductive pillars 140, and thesecond die 200 is electrically connected with thesecond metallization layer 412 through theconductive pads 220 andconductive pillars 240. In certain embodiments, thefirst metallization layer 411 and thesecond metallization layer 412 are physically and electrically separate from each other, and at this point, thefirst die 100 is electrically isolated from thesecond die 200. In some embodiments, the lowerinter-dielectric layer 414 sandwiched between thefirst metallization layer 411 and thesecond metallization layer 412 electrically isolates thefirst metallization layer 411 from thesecond metallization layer 412. In some embodiments, the material of thefirst metallization layer 411 or thesecond metallization layer 421 includes aluminum, titanium, copper, nickel, tungsten, and/or alloys thereof. In some embodiments, the lowerinter-dielectric layer 414 includes more than one dielectric layers. - Referring to
FIG. 2F , in certain embodiments, asecond redistribution layer 420 is formed on the lowerinter-dielectric layer 414. The methods for forming thesecond redistribution layer 420 are similar to those of thefirst redistribution layer 410. Thesecond redistribution layer 420 comprises a plurality ofmetallization layers second redistribution layer 420 comprises forming and patterning a plurality of dielectric layers and a plurality of conductive layers alternately to form the alternately stacked upperinter-dielectric layers 424 andmetallization layers 421/422. In certain embodiments, the lowerinter-dielectric layer 414 and the upperinter-dielectric layers 424 constitute theinter-dielectric layer 430. In certain embodiments, the metallization layers 421 and thefirst metallization layer 411 may be referred as first connection structure of theredistribution structure 400, while the metallization layers 422 and thesecond metallization layer 412 are referred as a second connection structure of theredistribution structure 400. In some embodiments, theinter-dielectric layer 430 located between the first and second redistribution layers 410, 420 physically and electrically separating the first connection structure from the second connection structure. In some embodiments, the materials of theinter-dielectric layer 430 include one or more polymer dielectric materials such as polyimide, benzocyclobutene (BCB), polybenzooxazole (PBO), or any other suitable polymer-based dielectric materials. In some embodiments, the metallization layers 421 are electrically connected to thefirst metallization layer 411, and the metallization layers 422 are electrically connected to thesecond metallization layer 412. In certain embodiments, the metallization layers 421 and the metallization layers 422 are physically and electrically separate from each other, and at this point, thefirst die 100 is electrically isolated from thesecond die 200. In some embodiments, the materials of the metallization layers 421 and 422 may be similar to or different from those of thefirst metallization layer 411 and thesecond metallization layer 412. In certain embodiments, the metallization layers 421 and 422 include routing patterns for fan-out, traces, metal lines and/or contact pads. - Referring to
FIG. 2F , in some embodiments, a plurality of joiningportions 450,ball pads 460 andcontact structures 470 are formed on thesecond redistribution layer 420 of theredistribution structure 400. In certain embodiments, some of the joiningportions 450 are arranged on themetallization layer 421 and the electrically connected with thefirst die 100 through thefirst metallization layer 411 and the metallization layers 421, while some other of the joiningportions 450 are arranged on themetallization layer 422 and electrically connected with thesecond die 200 through thesecond metallization layer 412 and the metallization layers 422. In certain embodiments, theball pads 460 or thecontact structures 470 may be arranged on either themetallization layer 421 or themetallization layer 422 and either electrically connected with thefirst die 100 through thefirst metallization layer 411 and the metallization layers 421 or electrically connected to thesecond die 200 through thesecond metallization layer 412 and the metallization layers 422. In some embodiments, as shown inFIG. 2F , the joiningportions 450,ball pads 460 andcontact structures 470 are formed by patterning part of the upperinter-dielectric layers 424 to expose theunderlying metallization layer 421 and themetallization layer 422, forming a metal layer (not shown) on the patterned upperinter-dielectric layer 424 and then patterning to form the joiningportions 450,ball pads 460 andcontact structures 470. The materials of the joiningportions 450,ball pads 460 andcontact structures 470 include copper, nickel, aluminum, tungsten or alloys thereof. - In step S50 of
FIG. 1 and as shown inFIG. 2G ,solder balls 520 are disposed on thesecond redistribution layer 420. In some embodiments, thesolder balls 520 are joined with theball pads 460 of thesecond redistribution layer 420 through a solder flux. In certain embodiments, semiconductor devices such as integrated passive devices (IPD) 530 are disposed on thecontact structures 470 on thesecond redistribution layer 420 and are electrically connected to theredistribution structure 400 through thecontact structures 470. In some embodiments, thecontact structures 470 connecting the integratedpassive devices 530 to the metallization layer 422 (part of second connection structure) may be bumps. - Furthermore, in step S60 in
FIG. 1 and as shown inFIG. 2G , one ormore bridge structures 600 are disposed on the joiningportions 450 on thesecond redistribution layer 420. In certain embodiments, at least one of thebridge structures 600 is joined with both the joiningportions 450 on themetallization layer 421 and the joiningportions 450 on themetallization layer 422 of thesecond redistribution layer 420, so that thefirst die 100 is electrically connected to thesecond die 200 through thefirst redistribution layer 410, thesecond redistribution layer 420 and thebridge structure 600. In some embodiments, thebridge structure 600 comprises aninterconnect structure 610 formed therein andbonding structures 612 connected to theinterconnection structure 610. In some embodiments, theinterconnection structure 610 of thebridge structure 600 comprises alternately stacked metal layers and dielectric layers. In certain embodiments, thebridge structures 600 may be prepared by forming the interconnect structure in a semiconductor wafer or a semiconductor substrate (not shown), forming the bonding structures over the interconnect structure and then dicing the semiconductor wafer for obtaining individual bridge structures. In some embodiments, thebridge structure 600 is joined with the joiningportions 450 on themetallization layer 421 and themetallization layer 422 of thesecond redistribution layer 420 through thebonding structures 612 of thebridge structure 600, which allows thebridge structure 600 to be electrically connected to both of thefirst die 100 and thesecond die 200 and the first dies 100 and thesecond die 200 to be electrically connected to each other. - In some embodiments, the bonding of the
bridge structure 600 with joiningportions 450 is performed after disposing thesolder balls 520 on theball pads 460. In certain embodiments, the bonding of thebridge structure 600 with joiningportions 450 is via eutectic bonding between the bondingstructures 612 and the joiningportions 450. In some embodiments, the material of thebonding structures 612 is similar with that of the joiningportions 450. However, the disclosure is not particularly limited thereto, and other type of suitable bonding methods may be utilized. - Referring to
FIG. 2H , after thebridge structure 600 is connected with the joiningportions 450 of thesecond redistribution layer 420, a wafer dicing process is performed and a plurality of integrated fan-outpackages 700 are formed subsequently. In some embodiments, the wafer dicing process is performed by cutting through theredistribution structure 400 and themolding compound 310 so as to separate the integrated fan-outpackages 700. In some embodiments, the manufacturing process described above is part of a wafer level packaging process, and a plurality of integrated fan-outpackages 700 is obtained after the wafer dicing process. After the wafer dicing process, thepackages 700 are debonded from the carrier C and the carrier C is removed. -
FIGS. 3A-3B are the schematic cross-sectional views showing the integrated fan-out package at various stages of the method of fabricating an integrated fan-out package according to some embodiments of the present disclosure. Referring toFIG. 3A , after forming thesecond redistribution layer 420 as shown in the step ofFIG. 2E , a plurality of joiningportions 450 andball pads 460 are formed on thesecond redistribution layer 420 of theredistribution structure 400. In some embodiments, some of the joiningportions 450 and some of theball pads 460 are either disposed on themetallization layer 421 or themetallization layer 422. The formation and/or materials of the joiningportions 450 andball pads 460 are similar with the examples ofFIG. 2F described above. - As shown in
FIG. 3A , a plurality ofsolder balls 520 is disposed on thesecond redistribution layer 420, wherein thesolder balls 520 are joined with theball pads 520 of thesecond redistribution layer 420. In some embodiments, as shown inFIG. 3A , one or more integrated passive devices (not shown) are integrated within thebridge structure 600′. Compared with the structure shown in the example ofFIGS. 2F-2G , there is no need to form contact structures for additional integrated passive devices. In certain embodiments, one ormore bridge structures 600′ are disposed on the joiningportions 450 on thesecond redistribution layer 420. In certain embodiments, at least one of thebridge structures 600′ is joined with both the joining portion(s) 450 on themetallization layer 421 and the joining portion(s) 450 on themetallization layer 422 of thesecond redistribution layer 420, so that thefirst die 100 is electrically connected to thesecond die 200 through thefirst redistribution layer 410, thesecond redistribution layer 420 and thebridge structure 600′. In some embodiments, except for having an integrated passive device integrated therein, thebridge structure 600′ comprises aninterconnect structure 610 andbonding structures 612 electrically connected to theinterconnection structure 610. Theinterconnect structure 610 and thebonding structures 612 of thebridge structure 600′ are similar to theinterconnect structure 610 and thebonding structures 612 described in the example ofFIG. 2G . Thus, the detailed description of theinterconnect structure 610 andbonding structures 612 will not be repeated herein. - Next, referring to
FIG. 3B , after thebridge structure 600′ is bonded with the joiningportions 450 of thesecond redistribution layer 420, a wafer dicing process is performed and a plurality of integrated fan-outpackages 700 are formed subsequently. After the wafer dicing process, thepackages 700 are debonded from the carrier C and the carrier C is removed. In some embodiments, within the integrated fan-outpackages 700, thefirst die 100 is electrically connected with thesecond die 200 through thebridge structure 600′ as well as theredistribution structure 400. In certain embodiments, somesolder balls 520 are electrically connected to one of thefirst die 100 and somesolder balls 520 are electrically connected to thesecond die 200. In some embodiments, the manufacturing process described above is part of a wafer level packaging process, and a plurality of integrated fan-outpackages 700 is obtained after the wafer dicing process. - In the above embodiments, even with the presence of the
redistribution structure 400, thefirst die 100 and thesecond die 200 electrically are unconnected and isolated without the presence of an external bridge structure (600/600′). After bonding with the bridge structure, thefirst die 100 and thesecond die 200 are electrically connected to each other through an additional external bridge structure (600/600′) that is disposed on and connected to theredistribution structure 400. - In accordance with some embodiments in the present disclosure, there is no need to redesign the layout of the backend metallization for the first and second dies, and the layout of the metallization layer(s) or the redistribution layer of the redistribution structure may be arranged in a more flexible way such that the metallization layer of the redistribution structure needs not to be redistributed for achieving direct die-to-die connection at the metallization layer in contact with the first and second dies. Since an external bridge structure outside of the redistribution structure is used for multi-die connection, the connection to the first and second dies may be achieved through such bridge structure and the connection pattern can be spread out over the whole area of the bridge structure, rather than being limited to extending between peripheries of the first and second dies. That is, changed from forming tracing or connecting lines between the adjacent dies, the die to die connection is achieved through the bridge structure or the array arrangement of the bridge structure above the redistribution structure, which allows the design of the metallization layers for die connection to be more flexible. The die to die connection is no longer limited to the shortest distance (2D coplanar area) between the two dies, and die to die connection pattern at the redistribution layer is omitted. Instead, the electrical connection among adjacent dies is achieved through the external bridge structure along with the redistribution layers or redistribution structure. The yield of the package is increased with lower costs as the yield loss of the package is lessened by skipping the need for re-designed layout and verification steps of the redistribution structure.
- In some embodiments of the present disclosure, an integrated fan-out package comprising a first die and a second die, a molding compound, a redistribution structure, ball pads and a bridge structure is described. The first die and the second die are arranged adjacent to each other. The molding compound encapsulates the first and second dies and separates the first die from the second die. The redistribution structure is disposed over the molding compound and on the first die and the second die, wherein the redistribution structure comprises: a first connection structure electrically connected to the first die; a second connection structure electrically connected to the second die; and an inter-dielectric layer located between the first and second connection structures and separating the first connection structure from the second connection structure. The ball pad is disposed on the redistribution structure, wherein the ball pads are electrically connected with the first die through the first connection structure or are electrically connected with the second die through the second connection structure. The bridge structure is disposed on the first connection structure and on the second connection structure of the redistribution structure and electrically connecting the first die to the second die through the first connection structure and the second connection structure.
- In some embodiments of the present disclosure, an integrated fan-out package comprising a first die and a second die, a molding compound, a redistribution structure, a plurality of ball pads, joining portions and a bridge structure is described. The second die is arranged aside of the first die. The molding compound encapsulates the first and second dies and separates the first die from the second die. The redistribution structure is disposed on the molding compound and on the first and second dies, wherein the redistribution structure comprises: a first metallization layer connected to the first die and a second metallization layer connected to the second die; an inter-dielectric layer covering the first metallization layer and the second metallization layer and separating the first metallization layer from the second metallization layer; a redistribution layer disposed on the inter-dielectric layer. The plurality of ball pads is disposed on the redistribution layer and electrically connected to the redistribution layer. The joining portions are disposed on and electrically connected to the redistribution layer, wherein a portion of the joining portions is electrically connected to the first metallization layer and another portion of the joining portions is electrically connected to the second metallization layer. The bridge structure is bonded to the joining portions of the redistribution layer and electrically connects the first die to the second die through the first metallization layer, the second metallization layer, the redistribution layer and the joining portions.
- In some embodiments of the present disclosure, a method of fabricating an integrated fan-out package is described. A first die and a second die is disposed on a carrier. A molding compound is formed encapsulating the first and second dies and separating the first die from the second die. A first redistribution layer is formed comprising a first metallization layer connected to the first die and a second metallization layer connected to the second die, wherein the first and second metallization layers are separate from each other and the first die is electrically isolated from the second die. A second redistribution layer is formed on the first redistribution layer. Ball pads and joining portions are formed on the second redistribution layer, wherein a portion of the joining portions is electrically connected to the first metallization layer and another portion of the joining portions is electrically connected to the second metallization layer. Solder balls are disposed on the second redistribution layer and the solder balls are joined to the ball pads on the second redistribution layer. A bridge structure is disposed on the second redistribution layer, and the bridge structure are bonded with at least one of the portion of the joining portions and at least one of the another portion of the joining portions on the second redistribution layer to electrically connecting the first die with the second die through the first and second redistribution layers, the joining portions and the bridge structure.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
1. An integrated fan-out package, comprising:
a first die and a second die arranged adjacent to the first die;
a molding compound encapsulating the first and second dies and separating the first die from the second die;
a redistribution structure disposed over the molding compound and on the first die and the second die, wherein the redistribution structure comprises:
a first connection structure electrically connected to the first die;
a second connection structure electrically connected to the second die; and
an inter-dielectric layer located between the first and second connection structures and separating the first connection structure from the second connection structure;
ball pads disposed on the redistribution structure, wherein the ball pads are electrically connected with the first die through the first connection structure or are electrically connected with the second die through the second connection structure; and
a bridge structure disposed on the first connection structure and on the second connection structure of the redistribution structure and electrically connecting the first die with the second die through the first connection structure and the second connection structure.
2. The integrated fan-out package according to claim 1 , wherein the redistribution structure further comprises joining portions disposed between the bridge structure and the first connection structure and between the bridge structure and the second connection structure, and the joining portions electrically connect the bridge structure with the redistribution structure.
3. The integrated fan-out package according to claim 2 , wherein the bridge structure comprises an interconnect structure, and the joining portions are electrically connected to the interconnect structure of the bridge structure.
4. The integrated fan-out package according to claim 1 , wherein the redistribution structure further comprises a contact structure disposed on the first connection structure or disposed on the second connection structure.
5. The integrated fan-out package according to claim 4 , further comprising an integrated passive device (IPD) disposed on the contact structure and the contact structure electrically connects the IPD with the redistribution structure.
6. The integrated fan-out package according to claim 1 , wherein the bridge structure comprises an integrated passive device (IPD) integrated therein.
7. The integrated fan-out package according to claim 1 , wherein the first die is a memory chip and the second die is an application processor chip.
8. An integrated fan-out package, comprising:
a first die and a second die arranged aside the first die;
a molding compound encapsulating the first and second dies and separating the first die from the second die;
a redistribution structure disposed on the molding compound and on the first and second dies, wherein the redistribution structure comprises:
a first metallization layer connected to the first die and a second metallization layer connected to the second die;
an inter-dielectric layer covering the first metallization layer and the second metallization layer and separating the first metallization layer from the second metallization layer; and
a redistribution layer disposed on the inter-dielectric layer;
a plurality of ball pads disposed on the redistribution layer and electrically connected to the redistribution layer;
joining portions disposed on and electrically connected to the redistribution layer, wherein a portion of the joining portions is electrically connected to the first metallization layer and another portion of the joining portions is electrically connected to the second metallization layer; and
a bridge structure bonded to the joining portions on the redistribution layer and electrically connecting the first die with the second die through the first metallization layer, the second metallization layer, the redistribution layer and the joining portions.
9. The integrated fan-out package according to claim 8 , wherein the bridge structure comprises an interconnect structure, and the interconnect structure of the bridge structure is electrically connected to at least one of the portion of the joining portions and at least one of the another portion of the joining portions.
10. The integrated fan-out package according to claim 8 , wherein the redistribution structure further comprises a contact structure disposed on the redistribution layer.
11. The integrated fan-out package according to claim 10 , further comprising an integrated passive device (IPD) disposed on the contact structure and the contact structure electrically connects the IPD with the redistribution structure.
12. The integrated fan-out package according to claim 8 , wherein the bridge structure comprises an integrated passive device (IPD) integrated therein.
13. The integrated fan-out package according to claim 8 , wherein the first die is a memory chip and the second die is an application processor chip.
14. A method of fabricating an integrated fan-out package, comprising:
disposing a first die and a second die on a carrier;
forming a molding compound encapsulating the first and second dies and separating the first die from the second die;
forming a first redistribution layer comprising a first metallization layer connected to the first die and a second metallization layer connected to the second die, wherein the first and second metallization layers are separate from each other and the first die is electrically isolated from the second die;
forming a second redistribution layer on the first redistribution layer;
forming ball pads and joining portions on the second redistribution layer, wherein a portion of the joining portions is electrically connected to the first metallization layer and another portion of the joining portions is electrically connected to the second metallization layer;
disposing solder balls on the second redistribution layer and joining the solder balls to the ball pads on the second redistribution layer; and
disposing a bridge structure on the second redistribution layer and bonding the bridge structure with at least one of the portion of the joining portions and at least one of the another portion of the joining portions on the second redistribution layer to electrically connecting the first die with the second die through the first and second redistribution layers, the joining portions and the bridge structure.
15. The method of claim 14 , further comprises forming a contact structure on second redistribution layer of the redistribution structure.
16. The method of claim 14 , further comprises forming an integrated passive device (IPD) that is integrated within the bridge structure.
17. The method of claim 14 , wherein bonding the bridge structure with the joining portions comprises eutectic bonding.
18. The method of claim 14 , wherein bonding the bridge structure with the joining portions is performed after disposing the solder balls on the ball pads.
19. The method of claim 14 , wherein forming the second redistribution layer comprises forming third metallization layers connected to the first metallization layer and forming fourth metallization layers connected to the second metallization layer, and the third metallization layers are separate from the fourth metallization layers.
20. The method of claim 14 , wherein the first die is a memory chip and the second die is an application processor chip.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/201,604 US9812381B1 (en) | 2016-05-31 | 2016-07-04 | Integrated fan-out package and method of fabricating the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662343131P | 2016-05-31 | 2016-05-31 | |
US15/201,604 US9812381B1 (en) | 2016-05-31 | 2016-07-04 | Integrated fan-out package and method of fabricating the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US9812381B1 US9812381B1 (en) | 2017-11-07 |
US20170345741A1 true US20170345741A1 (en) | 2017-11-30 |
Family
ID=60189729
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/201,604 Active US9812381B1 (en) | 2016-05-31 | 2016-07-04 | Integrated fan-out package and method of fabricating the same |
Country Status (1)
Country | Link |
---|---|
US (1) | US9812381B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110660683A (en) * | 2018-06-29 | 2020-01-07 | 台湾积体电路制造股份有限公司 | Supporting INFO packages to reduce warpage |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10957672B2 (en) * | 2017-11-13 | 2021-03-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure and method of manufacturing the same |
US11342320B2 (en) * | 2017-12-29 | 2022-05-24 | Intel Corporation | Microelectronic assemblies |
US10804254B2 (en) | 2018-06-29 | 2020-10-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out package with cavity substrate |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8361842B2 (en) * | 2010-07-30 | 2013-01-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded wafer-level bonding approaches |
US20130105991A1 (en) * | 2011-11-02 | 2013-05-02 | Stmicroelectronics Pte Ltd. | Embedded wafer level package for 3d and package-on-package applications, and method of manufacture |
US20130105973A1 (en) * | 2011-11-02 | 2013-05-02 | Stmicroelectronics Pte Ltd. | Embedded wafer level package for 3d and package-on-package applications, and method of manufacture |
US20130187270A1 (en) * | 2012-01-23 | 2013-07-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-Chip Fan Out Package and Methods of Forming the Same |
US8680647B2 (en) * | 2011-12-29 | 2014-03-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages with passive devices and methods of forming the same |
US8759964B2 (en) * | 2007-07-17 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer level package structure and fabrication methods |
US8785299B2 (en) * | 2012-11-30 | 2014-07-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package with a fan-out structure and method of forming the same |
US8809996B2 (en) * | 2012-06-29 | 2014-08-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package with passive devices and method of forming the same |
US8829676B2 (en) * | 2011-06-28 | 2014-09-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure for wafer level package |
US20150235915A1 (en) * | 2014-02-14 | 2015-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate Design for Semiconductor Packages and Method of Forming Same |
US20150235989A1 (en) * | 2014-02-14 | 2015-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US20160035622A1 (en) * | 2014-07-30 | 2016-02-04 | Qualcomm Incorporated | PACKAGE ON PACKAGE (PoP) INTEGRATED DEVICE COMPRISING A PLURALITY OF SOLDER RESIST LAYERS |
US20160093597A1 (en) * | 2014-09-30 | 2016-03-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package and Method for Making the Same |
US9484227B1 (en) * | 2015-06-22 | 2016-11-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dicing in wafer level package |
US20170084590A1 (en) * | 2015-09-18 | 2017-03-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package Structures and Method of Forming the Same |
US20170141053A1 (en) * | 2015-11-16 | 2017-05-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated Fan-Out Structure and Method of Forming |
US20170141080A1 (en) * | 2015-11-16 | 2017-05-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Device and Method of Manufacture |
US20170179083A1 (en) * | 2012-01-24 | 2017-06-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Packaging Structure and Method |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9048233B2 (en) | 2010-05-26 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers |
US9064879B2 (en) | 2010-10-14 | 2015-06-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods and structures using a die attach film |
US8884431B2 (en) | 2011-09-09 | 2014-11-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods and structures for semiconductor devices |
US9000584B2 (en) | 2011-12-28 | 2015-04-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor device with a molding compound and a method of forming the same |
US9111949B2 (en) | 2012-04-09 | 2015-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus of wafer level package for heterogeneous integration technology |
US9991190B2 (en) | 2012-05-18 | 2018-06-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging with interposer frame |
US8703542B2 (en) | 2012-05-18 | 2014-04-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer-level packaging mechanisms |
US8803306B1 (en) | 2013-01-18 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out package structure and methods for forming the same |
US8778738B1 (en) | 2013-02-19 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor devices and packaging devices and methods |
US9263511B2 (en) | 2013-02-11 | 2016-02-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package with metal-insulator-metal capacitor and method of manufacturing the same |
US9048222B2 (en) | 2013-03-06 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating interconnect structure for package-on-package devices |
US8877554B2 (en) | 2013-03-15 | 2014-11-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor devices, methods of packaging semiconductor devices, and PoP devices |
US9368460B2 (en) | 2013-03-15 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
-
2016
- 2016-07-04 US US15/201,604 patent/US9812381B1/en active Active
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8759964B2 (en) * | 2007-07-17 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer level package structure and fabrication methods |
US8361842B2 (en) * | 2010-07-30 | 2013-01-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded wafer-level bonding approaches |
US8829676B2 (en) * | 2011-06-28 | 2014-09-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure for wafer level package |
US20130105991A1 (en) * | 2011-11-02 | 2013-05-02 | Stmicroelectronics Pte Ltd. | Embedded wafer level package for 3d and package-on-package applications, and method of manufacture |
US20130105973A1 (en) * | 2011-11-02 | 2013-05-02 | Stmicroelectronics Pte Ltd. | Embedded wafer level package for 3d and package-on-package applications, and method of manufacture |
US8680647B2 (en) * | 2011-12-29 | 2014-03-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages with passive devices and methods of forming the same |
US20130187270A1 (en) * | 2012-01-23 | 2013-07-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-Chip Fan Out Package and Methods of Forming the Same |
US20170179083A1 (en) * | 2012-01-24 | 2017-06-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Packaging Structure and Method |
US8809996B2 (en) * | 2012-06-29 | 2014-08-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package with passive devices and method of forming the same |
US8785299B2 (en) * | 2012-11-30 | 2014-07-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package with a fan-out structure and method of forming the same |
US20150235915A1 (en) * | 2014-02-14 | 2015-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate Design for Semiconductor Packages and Method of Forming Same |
US20150235989A1 (en) * | 2014-02-14 | 2015-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US20160035622A1 (en) * | 2014-07-30 | 2016-02-04 | Qualcomm Incorporated | PACKAGE ON PACKAGE (PoP) INTEGRATED DEVICE COMPRISING A PLURALITY OF SOLDER RESIST LAYERS |
US20160093597A1 (en) * | 2014-09-30 | 2016-03-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package and Method for Making the Same |
US9640521B2 (en) * | 2014-09-30 | 2017-05-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-die package with bridge layer and method for making the same |
US9484227B1 (en) * | 2015-06-22 | 2016-11-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dicing in wafer level package |
US20170084590A1 (en) * | 2015-09-18 | 2017-03-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package Structures and Method of Forming the Same |
US20170141053A1 (en) * | 2015-11-16 | 2017-05-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated Fan-Out Structure and Method of Forming |
US20170141080A1 (en) * | 2015-11-16 | 2017-05-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Device and Method of Manufacture |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110660683A (en) * | 2018-06-29 | 2020-01-07 | 台湾积体电路制造股份有限公司 | Supporting INFO packages to reduce warpage |
US10886238B2 (en) | 2018-06-29 | 2021-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Supporting InFO packages to reduce warpage |
CN110660683B (en) * | 2018-06-29 | 2021-10-29 | 台湾积体电路制造股份有限公司 | Supporting INFO packages to reduce warpage |
US11764165B2 (en) | 2018-06-29 | 2023-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Supporting InFO packages to reduce warpage |
Also Published As
Publication number | Publication date |
---|---|
US9812381B1 (en) | 2017-11-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11855045B2 (en) | Semiconductor device with discrete blocks | |
US11239157B2 (en) | Package structure and package-on-package structure | |
US10879220B2 (en) | Package-on-package structure and manufacturing method thereof | |
TWI819767B (en) | Semiconductor package and fabricating method thereof | |
US9997440B2 (en) | Protection layer for adhesive material at wafer edge | |
US11749651B2 (en) | Semiconductor package and manufacturing method thereof | |
US20210366885A1 (en) | Package and manufacturing method thereof | |
US11502040B2 (en) | Package structure and semiconductor pacakge | |
US20210272941A1 (en) | Package structure , package-on-package structure and method of fabricating the same | |
US9812381B1 (en) | Integrated fan-out package and method of fabricating the same | |
US20210358824A1 (en) | Integrated fan-out package, package-on-package structure, and manufacturing method thereof | |
CN107301981B (en) | Integrated fan-out package and method of manufacture | |
US20230275030A1 (en) | Method of fabricating semiconductor structure | |
US20220320047A1 (en) | Vertically stacked semiconductor device including a hybrid bond contact junction circuit and methods of forming the same | |
US20230343737A1 (en) | Semiconductor packages and methods of forming the same | |
TW202407917A (en) | Semiconductor package and fabricating method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIW Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WU, CHI-HSI;LIU, CHUN-YI;YEH, DER-CHYANG;AND OTHERS;REEL/FRAME:039070/0895 Effective date: 20160627 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |