US20170162514A1 - Semiconductor package with antenna - Google Patents
Semiconductor package with antenna Download PDFInfo
- Publication number
- US20170162514A1 US20170162514A1 US14/959,768 US201514959768A US2017162514A1 US 20170162514 A1 US20170162514 A1 US 20170162514A1 US 201514959768 A US201514959768 A US 201514959768A US 2017162514 A1 US2017162514 A1 US 2017162514A1
- Authority
- US
- United States
- Prior art keywords
- antenna
- substrate
- semiconductor package
- component
- smd
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 116
- 239000000758 substrate Substances 0.000 claims abstract description 73
- 150000001875 compounds Chemical class 0.000 claims abstract description 41
- 238000000034 method Methods 0.000 claims description 25
- 238000004519 manufacturing process Methods 0.000 claims description 6
- 239000004020 conductor Substances 0.000 claims description 4
- 238000007650 screen-printing Methods 0.000 claims description 4
- 238000000576 coating method Methods 0.000 claims description 2
- 238000001459 lithography Methods 0.000 claims description 2
- 238000000206 photolithography Methods 0.000 claims description 2
- 238000000742 single-metal deposition Methods 0.000 claims 1
- 229910000679 solder Inorganic materials 0.000 abstract description 36
- 238000002955 isolation Methods 0.000 description 16
- 238000004891 communication Methods 0.000 description 9
- 229910001128 Sn alloy Inorganic materials 0.000 description 6
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 238000005553 drilling Methods 0.000 description 4
- 230000004907 flux Effects 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 239000004593 Epoxy Substances 0.000 description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 230000032798 delamination Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000005538 encapsulation Methods 0.000 description 2
- 229910002804 graphite Inorganic materials 0.000 description 2
- 239000010439 graphite Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 229910052718 tin Inorganic materials 0.000 description 2
- 239000011135 tin Substances 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000005404 monopole Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q1/00—Details of, or arrangements associated with, antennas
- H01Q1/12—Supports; Mounting means
- H01Q1/22—Supports; Mounting means by structural association with other equipment or articles
- H01Q1/2283—Supports; Mounting means by structural association with other equipment or articles mounted in or on the surface of a semiconductor substrate as a chip-type antenna or integrated with other components into an IC package
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q1/00—Details of, or arrangements associated with, antennas
- H01Q1/36—Structural form of radiating elements, e.g. cone, spiral, umbrella; Particular materials used therewith
- H01Q1/38—Structural form of radiating elements, e.g. cone, spiral, umbrella; Particular materials used therewith formed by a conductive layer on an insulating support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q1/00—Details of, or arrangements associated with, antennas
- H01Q1/52—Means for reducing coupling between antennas; Means for reducing coupling between an antenna and another structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6661—High-frequency adaptations for passive devices
- H01L2223/6677—High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Definitions
- the present invention relates to a semiconductor package, and more particularly to a semiconductor package with antenna.
- Wireless communication devices such as wearable point-of-sale (POS) terminals, require antennas and a wireless function circuit with a plurality of wireless components (for example, a wireless IC with RF communication capability) for processing, transmitting and receiving RF signals.
- a wireless communication device includes an antenna and a wireless function circuit respectively disposed on different parts of a system circuit board.
- the antenna and the wireless function circuit are separately manufactured and electrically connected to each other after being placed on the system circuit board. Since separate sets of part are separately manufactured, higher manufacturing costs are incurred.
- the conventional approach makes it more difficult to achieve a compact product design.
- electromagnetic interference EMI
- LO local oscillator
- electromagnetic interference protection can be achieved by using an electromagnetic interference shielding frame covering the system circuit board.
- wireless communication devices design must take the arrangement of the antenna and wireless components of the wireless function circuit into consideration.
- the wireless function circuit is not formed as a module or package, and plural wireless components of the wireless function circuit are designed to be disposed on the system circuit board. It is well-known that the layer number, the thickness or materials of the system circuit board are different for each of the wireless communication devices. Consequently, an arrangement of the antenna, layout and wireless components of a wireless function circuit cannot be applied to other wireless communication devices for reaching the same wireless performance.
- An object of the present invention is to provide a semiconductor package that can act as a package component and can also be applied to a system circuit board of a general wireless communication device with LO leakage that can be reduced easily and controlled precisely by adjusting isolation between the PCB antenna and the wireless function circuit.
- a semiconductor package includes a substrate having a top side and a bottom side; a plurality of pin pads disposed on the bottom side of the substrate; a radio frequency (RF) pad configured to receive or transmit an RF signal on the top side of the substrate; a semiconductor component mounted on the top side of the substrate; a first surface mount device (SMD) component mounted on the RF pad; a mold compound disposed on the top side of the substrate and covering the semiconductor component and the first SMD component; a printed circuit board (PCB) antenna on the mold compound; and a first conductive solder disposed on the mold compound; wherein the first conductive solder and the first SMD component are stacked with each other and disposed between the RF pad and a feeding structure of the PCB antenna.
- RF radio frequency
- FIGS. 1-4 are cross-sectional views showing a structure of a semiconductor package with antenna according to embodiments of the present invention, respectively;
- FIGS. 5, 6A and 6B are cross-sectional views and top views showing a structure of a semiconductor package with antenna according to embodiments of the present invention, respectively;
- FIGS. 7 and 8 are top views of semiconductor package with antenna according to an embodiment of the present invention.
- FIG. 9 is a flowchart showing of a method of assembling the semiconductor package with antenna of FIG. 6A ;
- FIGS. 10 and 11 are cross-sectional views and top views showing a structure of a semiconductor package with antenna according to embodiments of the present invention, respectively.
- FIG. 12 is a flowchart showing of a method of manufacturing the semiconductor package with antenna of FIG. 10 .
- FIG. 1 is a cross-sectional view showing a structure of a semiconductor package with antenna according to an embodiment of the present invention.
- the semiconductor package 100 includes a substrate 101 , a plurality of pin pads 102 , a radio frequency (RF) pad 103 (hereinafter referred as RF pad), a semiconductor component 104 , at least one first surface mount device (SMD) component 1051 (hereinafter referred as SMD component), a mold compound 106 , a printed circuit board (PCB) antenna 107 (hereinafter referred as PCB antenna), and a first conductive solder 108 .
- the pin pads 102 are disposed on a bottom side of the substrate 101 .
- the RF pad 103 and at least one component pad 109 are disposed on a top side of the substrate 101 .
- the substrate 101 further includes layouts and vias on the top side, the bottom side or in the interior thereof to interconnect with the RF pad 103 , the component pad 109 and the pin pads 102 .
- the ground plane layout 110 embedded in the interior of the substrate 101 is indirectly connected with the component pad 109 and the pin pad 102 by vias 111 , 112
- an indirect electrical connection between the RF pad 103 and the component pad 115 is configured through the layout 113 and vias 114 , 114 b in the interior of the substrate 101 .
- the semiconductor component 104 and other components are mounted on the component pads 109 , 115 by solder such as tin alloy.
- the semiconductor package 100 further includes a plurality of solder balls 130 disposed on the pin pad 102 .
- the first electrodes of the two first SMD components 1051 , 1052 are mounted on the RF pad 103 and stacked upward with each other from the top surface of the substrate 101 by solder such as tin alloy.
- the second electrodes of the two first SMD components 1051 , 1052 are mounted on a dummy pad 119 .
- An RF signal passes through a feeding structure 116 of the PCB antenna 107 and the first electrode of the two first SMD components 1051 , 1052 in the order from the PCB antenna 107 to the RF pad 103 .
- the mold compound 106 can be epoxy and disposed on the top side of the substrate 101 to cover the semiconductor component 104 and the two first SMD components 1051 , 1052 . In other words, a space between the PCB antenna 107 and the substrate 101 is filled with the mold compound 106 .
- the two first SMD components 1051 , 1052 can be metallic structure.
- the PCB antenna 107 is a laminated structure and includes a patterned antenna 117 , a feeding structure 116 and at least one isolation layer 118 .
- the PCB antenna 107 is a flexible printed circuit.
- the patterned antenna 117 is disposed on the top side of the isolation layer 118 or the bottom of the isolation layer 118 .
- the feeding structure 116 is connected with a feeding terminal 1172 of the patterned antenna 117 and passes through the isolation layer 118 .
- the PCB antenna 107 is disposed on the mold compound 106 . In this configuration, the feeding structure 116 of the PCB antenna 107 is located above the two first SMD components 1051 , 1052 corresponding to the RF pad 103 .
- the feeding structure 116 is electrically connected with at least one electrode of the two first SMD components 1051 , 1052 by the first conductive solder 108 .
- the feeding structure 116 is electrically connected with the first electrode and the second electrode of the two first SMD components 1051 , 1052 by the first conductive solder 108 .
- the first conductive solder 108 and the two first SMD components 1051 , 1052 are stacked with each other and located between the RF pad 103 and the feeding structure 116 of the PCB antenna 107 .
- the patterned antenna 117 is disposed on the top of the isolation layer 118 and connected with the feeding structure 116 .
- the first conductive solder is made of a material selected from a group consisting of graphite, nickel, tin, silver, copper, or a combination thereof.
- the patterned antenna 117 is disposed on the bottom of the isolation layer 118 or in the interior of the isolation layer 118 .
- the feeding structure 116 of the PCB antenna 107 is electrically connected to the two first SMD components 1051 , 1052 by the first conductive solder 108 .
- the RF signal can be received or transmitted in the patterned antenna 117 , the feeding structure 116 , the two first SMD components 1051 , 1052 and the RF pad 103 .
- the semiconductor component 104 is a baseband IC and forms a wireless function circuit with other components (not shown) on the substrate 100 .
- the PCB antenna 107 and the wireless function circuit are packaged together, so that the semiconductor package 100 acts as a package component and can be applied to a system circuit board of a general wireless communication device, such as wearable point-of-sale (POS) terminal or portable barcode scanner.
- POS wearable point-of-sale
- the LO leakage of the semiconductor package by using the PCB antenna 107 can be reduced easily and controlled precisely by adjusting isolation between the PCB antenna 107 and the wireless function circuit.
- an isolation distance between the PCB antenna 107 and the semiconductor component 104 can be reduced easily and controlled precisely so as to achieve the optimal isolation.
- the isolation distance includes the thickness W 1 , W 2 , W 3 of the PCB antenna 107 , the mold compound 106 and the substrate 101 .
- the thickness W 1 , W 2 , W 3 of the PCB antenna 107 , the mold compound 106 and the substrate 101 are 1, 0.7 and 0.28 mm, respectively.
- the LO leakage may be improved by increasing the thickness W 1 of the PCB antenna 107 .
- FIG. 2 is a cross-sectional view showing a structure of a semiconductor package with antenna according to an embodiment of the present invention.
- the structure of the semiconductor package 200 is similar to that of the semiconductor package 100 .
- the difference between the semiconductor package 200 and the semiconductor package 100 is that the RF pad 203 extends from the first electrode of the two first SMD components 1051 , 1052 to the second electrode of the two first SMD components 1051 , 1052 to entirely cover the two first SMD components 1051 , 1052 in the electrode separated direction.
- the first electrode and the second electrode of the two first SMD components 1051 , 1052 are disposed on the RF pad 203 by the first conductive solder 108 .
- FIG. 3 is a cross-sectional view showing a structure of a semiconductor package with antenna according to an embodiment of the present invention.
- the structure of the semiconductor package 300 is similar to that of the semiconductor package 100 .
- the difference between the semiconductor package 300 and the semiconductor package 100 is that the feeding structure 116 of the PCB antenna 107 is only electrically connected with the first electrode of the two first SMD components 1051 , 1052 by the first conductive solder 108 .
- the two first SMD components 1051 , 1052 are connected in series with the RF pad 103 and the feeding structure 116 of the PCB antenna 107 for impedance matching.
- each of the two first SMD components 1051 , 1052 can be a resistor, a capacitor, an inductor, a filter, a diplexer, a triplexer or a balun, conductive component such as copper, respectively.
- FIG. 4 is a cross-sectional view showing a structure of a semiconductor package with antenna according to an embodiment of the present invention.
- the structure of the semiconductor package 400 is similar to that of the semiconductor package 100 .
- the difference between the semiconductor package 400 and the semiconductor package 100 is that the two first SMD components 1051 , 1052 include at least one cavity 1061 , and the first conductive solder 108 is disposed on the cavity 1061 between the two first SMD components 1051 , 1052 and the feeding structure 116 of the PCB antenna 107 .
- the two first SMD components 1051 , 1052 with the cavity 1061 have greater surface area to contact the first conductive solder 108 compared to the two first SMD components 1051 , 1052 of the semiconductor package 100 .
- FIG. 5 is a cross-sectional view and top view showing a structure of a semiconductor package with antenna according to an embodiment of the present invention.
- the structure of the semiconductor package 500 is similar to that of the semiconductor package 100 .
- the semiconductor package 500 further includes a matching component 520 mounted on a top layer or a bottom layer of the PCB antenna 507 for impedance matching.
- the matching component 520 is connected in series with the RF pad 103 and a terminal (feeding node 5172 b or feeding terminal 5172 above the feeding structure 516 ) of a patterned antenna 517 of the PCB antenna 507 .
- FIG. 6A is a cross-sectional view of the line A 1 -A 2 and top view showing a structure of a semiconductor package with antenna according to an embodiment of the present invention.
- the structure of the semiconductor package 600 is similar to that of the semiconductor package 100 .
- the difference between the semiconductor package 600 and the semiconductor package 100 is that the semiconductor package 600 further includes at least one second SMD components 621 , 622 , at least one third SMD components 623 , 624 , a second conductive solder 626 and a third conductive solder 627
- the PCB antenna 607 further includes a shielding plane 625 disposed on the bottom layer of the PCB antenna 607 in order to avoid disturbing the semiconductor component 104 by electromagnetic interference (EMI).
- EMI electromagnetic interference
- the PCB antenna 607 further includes a middle layer disposed between the top layer and the bottom layer.
- the patterned antenna 617 is disposed on the top layer and the middle layer of the PCB antenna 607 .
- the feeding structure 616 is connected to the feeding terminal 6172 of the patterned antenna 617 .
- the different layers of the patterned antenna 617 of the PCB antenna 607 can be connected with each other by via.
- the PCB antenna 607 further includes protection layer 518 b on the bottom of the PCB antenna 607 or the top of the PCB antenna 607 to cover major portion of the shielding plane 625 , the patterned antenna 617 or recesses of the isolation layer 518 .
- the at least one first electrode of the two second SMD components 621 , 622 are mounted on the ground pad 628 and stacked upward with each other from the top surface of the substrate 601 by solder such as tin alloy.
- a contact pad 6251 of the shielding plane 625 is connected with the two second SMD components 621 , 622 by second conductive solder 626 .
- the at least one first electrode of the two third SMD components 623 , 624 are selectively mounted on the dummy pad 629 or the ground pad (not shown), and stacked upward with each other from the top surface of substrate 601 by solder such as tin alloy.
- the third conductive solder 627 is in contact with the bottom of the PCB antenna 607 and the two third SMD components 623 , 624 .
- the ground pad 628 is indirectly connected with the pin pad 102 by via and layout in the interior of the substrate 601 .
- FIG. 6B is a cross-sectional view of the line B 1 -B 2 and top view showing a structure of a semiconductor package with antenna according to an embodiment of the present invention.
- the cross-sectional view of the semiconductor package 600 is another cross-sectional view of the semiconductor package 600 .
- the third conductive solder 627 , the two third SMD components 623 , 624 and dummy pad 629 b on the substrate are similar to the connection structure of semiconductor package 600 in FIG. 6A .
- the PCB antenna 607 further includes a short structure 640 being connected to a short terminal 6173 of the patterned antenna 617 and passes through the isolation layer 518 .
- the short structure 640 of the PCB antenna 607 is located above at least one fourth SMD component 641 , 642 corresponding to the ground pad 628 b.
- the short structure 640 is electrically connected with at least one electrode of the fourth SMD component 641 , 642 by the fourth conductive solder 650 .
- the ground plane layout 110 b embedded in the interior of the substrate 601 is indirectly connected to the ground pad 628 b and the pin pad 102 b by vias 111 b, 112 b.
- a connection line of the placement of three of the two first SMD components 1051 , 1052 , the two second SMD components 621 , 622 , the two third SMD components 623 , 624 and the fourth SMD component 641 , 642 form triangle outline 640 , 640 b to balance the contact force between the PCB antenna 607 and mold compound 606 .
- FIG. 7 is a top view of the semiconductor package according to an embodiment of the present invention.
- the shielding plane 725 is directly disposed above the semiconductor component 704 and covers the semiconductor component 704 and partially overlaps with the patterned antenna 717 (U shape) from the top of the semiconductor package.
- the patterned antenna 717 further includes a short terminal 7173 that is connected to a ground pad on the substrate (not shown) and passes through the isolation layer.
- the connection structure between the short terminal 7173 of the PCB antenna 700 and the ground pad on the substrate is similar to connection structure of the feeding terminal and the RF pad.
- the short terminal 7173 of the PCB antenna 700 is located above at least one surface mount device (SMD) component corresponding to the ground pad on the substrate.
- SMD surface mount device
- the electrodes of the two SMD components are mounted on the ground pad and stacked upward with each other from the top surface of the substrate by solder such as tin alloy.
- the short terminal 7173 is electrically connected to at least one electrode of the two SMD components by the conductive solder.
- the patterned antenna 717 with the short terminal 7173 can further forms shielding effect in out-band frequency of the patterned antenna 717 to increase EMI shielding performance.
- FIG. 8 is a top view of the semiconductor package according to an embodiment of the present invention.
- the shielding plane 825 of the PCB antenna 800 is directly disposed above the semiconductor component 804 and only covers semiconductor component 804 from the top of the semiconductor package.
- the patterned antenna 717 (F shape) is located outside the placement of shielding plane 825 from the top of the semiconductor package 800 .
- Antenna performance of the PCB antenna 800 with the non-overlapping shielding plane 825 is better than the PCB antenna 700 with the overlapping shielding plane 725 .
- the patterned antenna of the PCB antenna can be a monopole type, PFIA type, F-type, U-type or strip line type.
- the shielding plane of the PCB antenna is directly disposed above all components on the substrate including the semiconductor component except the first SMD components, the third SMD components or the fourth SMD components, and the patterned antenna is located outside the placement of shielding plane from the top of the semiconductor package for batter shielding performance.
- FIG. 9 is a flowchart showing a method of assembling the semiconductor package with antenna of FIG. 6A .
- the method includes but not limited to the following steps:
- Step S 901 prepare a substrate 601 ;
- Step S 902 place and dispose the semiconductor component 104 and at least one first SMD components on substrate 601 ;
- Step S 903 form mold compound 606 ;
- Step S 904 form at least one opening (drill holes or saw openings) to make the first, second and third SMD components exposed;
- Step S 905 assemble the PCB antenna 607 and the mold compound 606 by the first conductive solder 108 to the third conductive solder 627 ;
- Step S 906 place solder balls 130 on the pin pads of the substrate 601 .
- the substrate 601 may be prepared for supporting electronic components.
- the semiconductor component 104 and at least one first SMD components are placed and disposed on the top side of the substrate 601 .
- a mold compound 606 such as epoxy mold compound is formed on the top side of the substrate 601 .
- the mold compound 606 completely covers the top side of the substrate 601 including regions of the two first SMD components 1051 , 1052 , the semiconductor component 104 mounted on the top side of the substrate 601 .
- step S 904 a drilling process using laser to drill holes to make the first, second and third SMD components exposed from the holes (openings).
- the drilling depth (open depth) is smaller than the thickness W 2 of the mold compound 606 .
- a sawing process using blade sawing, wire sawing, mechanical drill, or laser open to make the first, second and third SMD components exposed from the openings is used.
- step S 905 the PCB antenna 607 and the mold compound 606 are assembled by the first conductive solder 108 to the third conductive solder 627 such as copper paste, silver paste, Tin, Tin alloy or conductive paste filled in the drill holes directly above the first, second and third SMD components, respectively.
- the solder balls 130 are placed on the pin pads 102 of the substrate 601 .
- step S 906 can be performed before one of step S 902 to step S 905 .
- the method further includes but not limited to one or more of the following steps:
- Step S 902 b clean flux on the substrate 601 ;
- Step S 903 b cure the mold compound 606 ;
- Step S 906 b separate the semiconductor package 600 from other semiconductor packages on the substrate 601 .
- step S 903 The encapsulation process in step S 903 is preformed after flux on the substrate 601 has been clean in step S 902 b so that process flow can avoid delamination between the substrate 601 and the mold compound 606 .
- step S 903 b the curing process can reduce harden time of the mold compound 606 .
- step S 906 b the semiconductor packages on the substrate 601 may be separated from each other.
- a single substrate in this case a substrate 601 , may include a plurality of semiconductor packages. After all of the semiconductor packages on the substrate 601 have been built, the semiconductor packages may be separated from each other through dicing.
- the number of semiconductor packages built in one substrate 601 may depend on the size of the substrate 601 , the area needed to build the semiconductor package, the number of components and the material of the mold compound 606 .
- FIG. 10 is a cross-sectional view and a top view showing a structure of a semiconductor package with antenna according to an embodiment of the present invention.
- the structure of the semiconductor package A 00 is similar to that of the semiconductor package 600 .
- the major difference between the semiconductor package A 00 and the semiconductor package 600 is that the antenna structure of the semiconductor package A 00 is changed from the PCB antenna 607 to a conformal antenna A 07 by screen printing.
- the end of the feeding structure A 16 is electrically connected to the feeding terminal A 172 of the patterned antenna A 17 .
- the other end of feeding structure A 16 is directly connected to at least one electrode of the first SMD component A 051 .
- the end of the short structure A 40 is electrically connected to the short terminal A 173 of the patterned antenna A 17 .
- the other end of the short structure A 40 is directly connected to at least one electrode of the fourth SMD component A 41 .
- Configuration of the mold compound A 06 , the substrate A 01 and passive components A 30 of the semiconductor package A 00 is similar to the semiconductor package 600 , and the detailed description is not given here again.
- FIG. 11 is a cross-sectional view and a top view showing a structure of a semiconductor package with antenna according to another embodiment of the present invention.
- the structure of the semiconductor package B 00 is similar to that of the semiconductor package A 00 .
- the difference between the semiconductor package B 00 and the semiconductor package A 00 is that the first SMD component B 051 and the fourth SMD component B 41 include at least one cavity B 061 , B 062 , and the feeding structure B 16 and the short structure B 40 are in contact with the cavities B 061 , B 062 , respectively.
- FIG. 12 is a flowchart showing a method of manufacturing the semiconductor package with antenna of FIG. 10 .
- the method includes but not limited to the following steps:
- Step S 201 prepare a substrate A 01 ;
- Step S 202 place and dispose the semiconductor component 104 and at least one first SMD component on the substrate A 01 ;
- Step S 203 form the mold compound A 06 on the substrate A 01 ;
- Step S 204 form at least one opening (drill holes or saw openings) to make the first and fourth SMD components exposed;
- Step S 205 form the conformal antenna A 07 on the top surface of the mold compound A 06 ;
- Step S 206 place the solder balls 130 on the pin pads of the substrate A 01 .
- the substrate A 01 may be prepared for supporting electronic components.
- the semiconductor component 104 , the passive components A 30 , the fourth SMD component A 41 and at least one first SMD components are placed and disposed on the top side of the substrate A 01 .
- a mold compound S 206 such as epoxy mold compound is formed on the top side of the substrate A 01 .
- the mold compound A 06 completely covers the top side of the substrate A 01 including the regions of the first SMD component A 051 , the semiconductor component 104 , the passive components A 30 mounted on the top side of the substrate A 01 .
- step S 204 a drilling process using laser to drill holes to make the first and fourth SMD component exposed from the holes (openings).
- the drilling depth (open depth) is smaller than the thickness W 2 of the mold compound A 06 .
- step S 205 the conformal antenna A 07 is formed by a coating process, screen printing, photolithography or lithography. For example, screen printing forms the conformal antenna A 07 .
- Liquid state of conductive material passes through open of the patterned antenna A 17 (U shape) of the mask to a partial top surface of the mold compound A 06 and drill holes.
- the conductive material is made of a material selected from a group consisting of graphite, nickel, tin, silver, copper, or a combination thereof.
- step S 206 the solder balls 130 are placed on the pin pads 102 of the substrate A 01 . In some embodiments, step S 206 can be performed before one of step S 202 to step S 205 .
- the method further includes but not limited to one or more the following steps:
- Step S 202 b clean flux on the substrate A 01 ;
- Step S 203 b cure the mold compound A 06 ;
- Step S 205 b cure the conformal antenna A 07 ;
- Step S 206 b separate the semiconductor package A 00 from other semiconductor packages on the substrate A 01 .
- step S 203 The encapsulation process in step S 203 is preformed after flux on the substrate A 01 has been clean in step S 202 b so that process flow can avoid delamination between the substrate A 01 and mold compound A 06 .
- step S 203 b and step S 205 b the curing process can reduce harden time of the mold compound A 06 and the conformal antenna A 07 .
- step S 206 b the semiconductor packages on the substrate A 01 may be separated from each other.
- a single substrate in this case a substrate A 01 , may include a plurality of semiconductor packages. After all of the semiconductor packages on the substrate A 01 have been built, the semiconductor packages may be separated from each other through dicing.
- the present disclosure discloses a semiconductor package with antenna.
- the inventive semiconductor package employs a PCB antenna or a conformal antenna disposed on the mold compound.
- the PCB antenna (or the conformal antenna) and the wireless function circuit are packaged together. Consequently, the semiconductor package acts a package component and can be applied to a system circuit board of a general wireless communication device, such as a wearable point-of-sale (POS) terminal or a portable barcode scanner.
- POS wearable point-of-sale
- the LO leakage of the semiconductor package using the PCB antenna or the conformal antenna can be reduced easily and controlled precisely by adjusting isolation between the PCB antenna (or the conformal antenna) and the wireless function circuit.
- the height of the semiconductor package can be further reduced using the conformal antenna structure and the method can be easily performed to fabricate the semiconductor package with antenna for cost reduction and better yield.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Toxicology (AREA)
- Electromagnetism (AREA)
- Health & Medical Sciences (AREA)
- Ceramic Engineering (AREA)
- Variable-Direction Aerials And Aerial Arrays (AREA)
- Details Of Aerials (AREA)
Abstract
A semiconductor package includes a substrate, a plurality of pin pads, a radio frequency (RF) pad, a semiconductor component, at least one surface mount device (SMD) component, a mold compound, a printed circuit board (PCB) antenna and a conductive solder. The RF pad is used to receive or transmit an RF signal on the top side of the substrate. The SMD component is mounted on the RF pad. The mold compound on the top side of the substrate covers the semiconductor component and the SMD component. The PCB antenna is located on the mold compound. Wherein, the conductive solder and the SMD component are stacked between the RF pad and a feeding structure of the PCB antenna.
Description
- None
- 1. Field of the Invention
- The present invention relates to a semiconductor package, and more particularly to a semiconductor package with antenna.
- 2. Description of the Related Art
- Wireless communication devices, such as wearable point-of-sale (POS) terminals, require antennas and a wireless function circuit with a plurality of wireless components (for example, a wireless IC with RF communication capability) for processing, transmitting and receiving RF signals. Conventionally, a wireless communication device includes an antenna and a wireless function circuit respectively disposed on different parts of a system circuit board. Under the conventional approach, the antenna and the wireless function circuit are separately manufactured and electrically connected to each other after being placed on the system circuit board. Since separate sets of part are separately manufactured, higher manufacturing costs are incurred. Moreover, the conventional approach makes it more difficult to achieve a compact product design.
- Furthermore, since RF signals are high-frequency signals, electromagnetic interference (EMI) or local oscillator (LO) leakage may easily occur. EMI or LO leakage may interrupt, obstruct or otherwise degrade or limit the effective performance of the circuit. As is known in the art, electromagnetic interference protection can be achieved by using an electromagnetic interference shielding frame covering the system circuit board.
- Therefore, wireless communication devices design must take the arrangement of the antenna and wireless components of the wireless function circuit into consideration. However, the wireless function circuit is not formed as a module or package, and plural wireless components of the wireless function circuit are designed to be disposed on the system circuit board. It is well-known that the layer number, the thickness or materials of the system circuit board are different for each of the wireless communication devices. Consequently, an arrangement of the antenna, layout and wireless components of a wireless function circuit cannot be applied to other wireless communication devices for reaching the same wireless performance.
- An object of the present invention is to provide a semiconductor package that can act as a package component and can also be applied to a system circuit board of a general wireless communication device with LO leakage that can be reduced easily and controlled precisely by adjusting isolation between the PCB antenna and the wireless function circuit.
- In accordance with an aspect of the present invention, a semiconductor package includes a substrate having a top side and a bottom side; a plurality of pin pads disposed on the bottom side of the substrate; a radio frequency (RF) pad configured to receive or transmit an RF signal on the top side of the substrate; a semiconductor component mounted on the top side of the substrate; a first surface mount device (SMD) component mounted on the RF pad; a mold compound disposed on the top side of the substrate and covering the semiconductor component and the first SMD component; a printed circuit board (PCB) antenna on the mold compound; and a first conductive solder disposed on the mold compound; wherein the first conductive solder and the first SMD component are stacked with each other and disposed between the RF pad and a feeding structure of the PCB antenna.
- Further scope of applicability of the present invention will become apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description.
- The present invention will become more fully understood from the detailed description given herein below and the accompanying drawings which are given byway of illustration only, and thus are not limitative of the present invention, and wherein:
-
FIGS. 1-4 are cross-sectional views showing a structure of a semiconductor package with antenna according to embodiments of the present invention, respectively; -
FIGS. 5, 6A and 6B are cross-sectional views and top views showing a structure of a semiconductor package with antenna according to embodiments of the present invention, respectively; -
FIGS. 7 and 8 are top views of semiconductor package with antenna according to an embodiment of the present invention; -
FIG. 9 is a flowchart showing of a method of assembling the semiconductor package with antenna ofFIG. 6A ; -
FIGS. 10 and 11 are cross-sectional views and top views showing a structure of a semiconductor package with antenna according to embodiments of the present invention, respectively; and -
FIG. 12 is a flowchart showing of a method of manufacturing the semiconductor package with antenna ofFIG. 10 . - The present invention will now be described in detail with reference to the accompanying drawings, wherein the same reference numerals will be used to identify the same or similar elements throughout the several views. It should be noted that the drawings should be viewed in the direction of orientation of the reference numerals.
-
FIG. 1 is a cross-sectional view showing a structure of a semiconductor package with antenna according to an embodiment of the present invention. As shown inFIG. 1 , thesemiconductor package 100 includes asubstrate 101, a plurality ofpin pads 102, a radio frequency (RF) pad 103 (hereinafter referred as RF pad), asemiconductor component 104, at least one first surface mount device (SMD) component 1051 (hereinafter referred as SMD component), amold compound 106, a printed circuit board (PCB) antenna 107 (hereinafter referred as PCB antenna), and a firstconductive solder 108. Thepin pads 102 are disposed on a bottom side of thesubstrate 101. TheRF pad 103 and at least onecomponent pad 109 are disposed on a top side of thesubstrate 101. - The
substrate 101 further includes layouts and vias on the top side, the bottom side or in the interior thereof to interconnect with theRF pad 103, thecomponent pad 109 and thepin pads 102. For example, theground plane layout 110 embedded in the interior of thesubstrate 101 is indirectly connected with thecomponent pad 109 and thepin pad 102 byvias RF pad 103 and thecomponent pad 115 is configured through thelayout 113 andvias substrate 101. Similarly, thesemiconductor component 104 and other components (not shown) are mounted on thecomponent pads semiconductor package 100 further includes a plurality ofsolder balls 130 disposed on thepin pad 102. - In an embodiment, the first electrodes of the two
first SMD components RF pad 103 and stacked upward with each other from the top surface of thesubstrate 101 by solder such as tin alloy. The second electrodes of the twofirst SMD components dummy pad 119. An RF signal passes through afeeding structure 116 of thePCB antenna 107 and the first electrode of the twofirst SMD components PCB antenna 107 to theRF pad 103. In an embodiment, themold compound 106 can be epoxy and disposed on the top side of thesubstrate 101 to cover thesemiconductor component 104 and the twofirst SMD components PCB antenna 107 and thesubstrate 101 is filled with themold compound 106. In an embodiment, the twofirst SMD components - In some embodiments, the
PCB antenna 107 is a laminated structure and includes a patternedantenna 117, afeeding structure 116 and at least oneisolation layer 118. In an embodiment, thePCB antenna 107 is a flexible printed circuit. The patternedantenna 117 is disposed on the top side of theisolation layer 118 or the bottom of theisolation layer 118. Thefeeding structure 116 is connected with afeeding terminal 1172 of the patternedantenna 117 and passes through theisolation layer 118. ThePCB antenna 107 is disposed on themold compound 106. In this configuration, thefeeding structure 116 of thePCB antenna 107 is located above the twofirst SMD components RF pad 103. Thefeeding structure 116 is electrically connected with at least one electrode of the twofirst SMD components conductive solder 108. In this embodiment, thefeeding structure 116 is electrically connected with the first electrode and the second electrode of the twofirst SMD components conductive solder 108. The firstconductive solder 108 and the twofirst SMD components RF pad 103 and thefeeding structure 116 of thePCB antenna 107. The patternedantenna 117 is disposed on the top of theisolation layer 118 and connected with thefeeding structure 116. In some embodiments, the first conductive solder is made of a material selected from a group consisting of graphite, nickel, tin, silver, copper, or a combination thereof. - In some alternative embodiments, the patterned
antenna 117 is disposed on the bottom of theisolation layer 118 or in the interior of theisolation layer 118. Thefeeding structure 116 of thePCB antenna 107 is electrically connected to the twofirst SMD components conductive solder 108. The RF signal can be received or transmitted in the patternedantenna 117, thefeeding structure 116, the twofirst SMD components RF pad 103. - In an embodiment, the
semiconductor component 104 is a baseband IC and forms a wireless function circuit with other components (not shown) on thesubstrate 100. ThePCB antenna 107 and the wireless function circuit are packaged together, so that thesemiconductor package 100 acts as a package component and can be applied to a system circuit board of a general wireless communication device, such as wearable point-of-sale (POS) terminal or portable barcode scanner. The LO leakage of the semiconductor package by using thePCB antenna 107 can be reduced easily and controlled precisely by adjusting isolation between thePCB antenna 107 and the wireless function circuit. In an embodiment, an isolation distance between thePCB antenna 107 and thesemiconductor component 104 can be reduced easily and controlled precisely so as to achieve the optimal isolation. The isolation distance includes the thickness W1, W2, W3 of thePCB antenna 107, themold compound 106 and thesubstrate 101. In an embodiment, the thickness W1, W2, W3 of thePCB antenna 107, themold compound 106 and thesubstrate 101 are 1, 0.7 and 0.28 mm, respectively. In particularly, the LO leakage may be improved by increasing the thickness W1 of thePCB antenna 107. -
FIG. 2 is a cross-sectional view showing a structure of a semiconductor package with antenna according to an embodiment of the present invention. As shown inFIG. 2 , in this embodiment, the structure of thesemiconductor package 200 is similar to that of thesemiconductor package 100. The difference between thesemiconductor package 200 and thesemiconductor package 100 is that theRF pad 203 extends from the first electrode of the twofirst SMD components first SMD components first SMD components first SMD components RF pad 203 by the firstconductive solder 108. -
FIG. 3 is a cross-sectional view showing a structure of a semiconductor package with antenna according to an embodiment of the present invention. As shown inFIG. 3 , in this embodiment, the structure of thesemiconductor package 300 is similar to that of thesemiconductor package 100. The difference between thesemiconductor package 300 and thesemiconductor package 100 is that the feedingstructure 116 of thePCB antenna 107 is only electrically connected with the first electrode of the twofirst SMD components conductive solder 108. The twofirst SMD components RF pad 103 and thefeeding structure 116 of thePCB antenna 107 for impedance matching. The first electrode of the twofirst SMD components RF pad 103, and the second electrode of the twofirst SMD components structure 116 via the firstconductive solder 108. In an embodiment, each of the twofirst SMD components -
FIG. 4 is a cross-sectional view showing a structure of a semiconductor package with antenna according to an embodiment of the present invention. As shown inFIG. 4 , in this embodiment, the structure of thesemiconductor package 400 is similar to that of thesemiconductor package 100. The difference between thesemiconductor package 400 and thesemiconductor package 100 is that the twofirst SMD components cavity 1061, and the firstconductive solder 108 is disposed on thecavity 1061 between the twofirst SMD components feeding structure 116 of thePCB antenna 107. The twofirst SMD components cavity 1061 have greater surface area to contact the firstconductive solder 108 compared to the twofirst SMD components semiconductor package 100. -
FIG. 5 is a cross-sectional view and top view showing a structure of a semiconductor package with antenna according to an embodiment of the present invention. As shown inFIG. 5 , in this embodiment, the structure of thesemiconductor package 500 is similar to that of thesemiconductor package 100. The difference between thesemiconductor package 500 and thesemiconductor package 100 is that thesemiconductor package 500 further includes amatching component 520 mounted on a top layer or a bottom layer of thePCB antenna 507 for impedance matching. Thematching component 520 is connected in series with theRF pad 103 and a terminal (feeding node 5172 b or feeding terminal 5172 above the feeding structure 516) of a patternedantenna 517 of thePCB antenna 507. -
FIG. 6A is a cross-sectional view of the line A1-A2 and top view showing a structure of a semiconductor package with antenna according to an embodiment of the present invention. As shown inFIG. 6A , in this embodiment, the structure of thesemiconductor package 600 is similar to that of thesemiconductor package 100. The difference between thesemiconductor package 600 and thesemiconductor package 100 is that thesemiconductor package 600 further includes at least onesecond SMD components 621, 622, at least onethird SMD components conductive solder 627, and thePCB antenna 607 further includes a shieldingplane 625 disposed on the bottom layer of thePCB antenna 607 in order to avoid disturbing thesemiconductor component 104 by electromagnetic interference (EMI). In some embodiments, thePCB antenna 607 further includes a middle layer disposed between the top layer and the bottom layer. The patternedantenna 617 is disposed on the top layer and the middle layer of thePCB antenna 607. The feedingstructure 616 is connected to thefeeding terminal 6172 of the patternedantenna 617. The different layers of the patternedantenna 617 of thePCB antenna 607 can be connected with each other by via. In some embodiments, thePCB antenna 607 further includesprotection layer 518 b on the bottom of thePCB antenna 607 or the top of thePCB antenna 607 to cover major portion of the shieldingplane 625, the patternedantenna 617 or recesses of theisolation layer 518. - In an embodiment, the at least one first electrode of the two
second SMD components 621, 622 are mounted on theground pad 628 and stacked upward with each other from the top surface of thesubstrate 601 by solder such as tin alloy. Acontact pad 6251 of the shieldingplane 625 is connected with the twosecond SMD components 621, 622 by second conductive solder 626. Similarly, the at least one first electrode of the twothird SMD components dummy pad 629 or the ground pad (not shown), and stacked upward with each other from the top surface ofsubstrate 601 by solder such as tin alloy. The thirdconductive solder 627 is in contact with the bottom of thePCB antenna 607 and the twothird SMD components ground pad 628 is indirectly connected with thepin pad 102 by via and layout in the interior of thesubstrate 601. -
FIG. 6B is a cross-sectional view of the line B1-B2 and top view showing a structure of a semiconductor package with antenna according to an embodiment of the present invention. As shown inFIG. 6B , the cross-sectional view of thesemiconductor package 600 is another cross-sectional view of thesemiconductor package 600. The thirdconductive solder 627, the twothird SMD components dummy pad 629 b on the substrate are similar to the connection structure ofsemiconductor package 600 inFIG. 6A . ThePCB antenna 607 further includes ashort structure 640 being connected to ashort terminal 6173 of the patternedantenna 617 and passes through theisolation layer 518. Similarly, theshort structure 640 of thePCB antenna 607 is located above at least onefourth SMD component ground pad 628 b. Theshort structure 640 is electrically connected with at least one electrode of thefourth SMD component conductive solder 650. Theground plane layout 110 b embedded in the interior of thesubstrate 601 is indirectly connected to theground pad 628 b and thepin pad 102 b byvias first SMD components second SMD components 621, 622, the twothird SMD components fourth SMD component form triangle outline 640, 640 b to balance the contact force between thePCB antenna 607 andmold compound 606. -
FIG. 7 is a top view of the semiconductor package according to an embodiment of the present invention. As shown inFIG. 7 , the shieldingplane 725 is directly disposed above thesemiconductor component 704 and covers thesemiconductor component 704 and partially overlaps with the patterned antenna 717 (U shape) from the top of the semiconductor package. The patternedantenna 717 further includes ashort terminal 7173 that is connected to a ground pad on the substrate (not shown) and passes through the isolation layer. The connection structure between theshort terminal 7173 of thePCB antenna 700 and the ground pad on the substrate is similar to connection structure of the feeding terminal and the RF pad. Theshort terminal 7173 of thePCB antenna 700 is located above at least one surface mount device (SMD) component corresponding to the ground pad on the substrate. In an embodiment, the electrodes of the two SMD components are mounted on the ground pad and stacked upward with each other from the top surface of the substrate by solder such as tin alloy. Theshort terminal 7173 is electrically connected to at least one electrode of the two SMD components by the conductive solder. The patternedantenna 717 with theshort terminal 7173 can further forms shielding effect in out-band frequency of the patternedantenna 717 to increase EMI shielding performance. -
FIG. 8 is a top view of the semiconductor package according to an embodiment of the present invention. As shown inFIG. 8 , the shieldingplane 825 of thePCB antenna 800 is directly disposed above thesemiconductor component 804 and only coverssemiconductor component 804 from the top of the semiconductor package. The patterned antenna 717 (F shape) is located outside the placement of shieldingplane 825 from the top of thesemiconductor package 800. Antenna performance of thePCB antenna 800 with thenon-overlapping shielding plane 825 is better than thePCB antenna 700 with the overlappingshielding plane 725. In some embodiments, the patterned antenna of the PCB antenna can be a monopole type, PFIA type, F-type, U-type or strip line type. In some embodiments, the shielding plane of the PCB antenna is directly disposed above all components on the substrate including the semiconductor component except the first SMD components, the third SMD components or the fourth SMD components, and the patterned antenna is located outside the placement of shielding plane from the top of the semiconductor package for batter shielding performance. -
FIG. 9 is a flowchart showing a method of assembling the semiconductor package with antenna ofFIG. 6A . The method includes but not limited to the following steps: - Step S901: prepare a
substrate 601;
Step S902: place and dispose thesemiconductor component 104 and at least one first SMD components onsubstrate 601;
Step S903:form mold compound 606;
Step S904: form at least one opening (drill holes or saw openings) to make the first, second and third SMD components exposed;
Step S905: assemble thePCB antenna 607 and themold compound 606 by the firstconductive solder 108 to the thirdconductive solder 627; and
Step S906:place solder balls 130 on the pin pads of thesubstrate 601. - In step S901, the
substrate 601 may be prepared for supporting electronic components. In step S902, thesemiconductor component 104 and at least one first SMD components are placed and disposed on the top side of thesubstrate 601. In step S903, amold compound 606 such as epoxy mold compound is formed on the top side of thesubstrate 601. In an embodiment, themold compound 606 completely covers the top side of thesubstrate 601 including regions of the twofirst SMD components semiconductor component 104 mounted on the top side of thesubstrate 601. - In step S904, a drilling process using laser to drill holes to make the first, second and third SMD components exposed from the holes (openings). The drilling depth (open depth) is smaller than the thickness W2 of the
mold compound 606. In some alternative embodiments, a sawing process using blade sawing, wire sawing, mechanical drill, or laser open to make the first, second and third SMD components exposed from the openings is used. In step S905, thePCB antenna 607 and themold compound 606 are assembled by the firstconductive solder 108 to the thirdconductive solder 627 such as copper paste, silver paste, Tin, Tin alloy or conductive paste filled in the drill holes directly above the first, second and third SMD components, respectively. In step S906, thesolder balls 130 are placed on thepin pads 102 of thesubstrate 601. In some embodiments, step S906 can be performed before one of step S902 to step S905. - In some embodiments, the method further includes but not limited to one or more of the following steps:
- Step S902 b: clean flux on the
substrate 601; - Step S903 b: cure the
mold compound 606; - Step S906 b: separate the
semiconductor package 600 from other semiconductor packages on thesubstrate 601. - The encapsulation process in step S903 is preformed after flux on the
substrate 601 has been clean in step S902 b so that process flow can avoid delamination between thesubstrate 601 and themold compound 606. In step S903 b, the curing process can reduce harden time of themold compound 606. In step S906 b, the semiconductor packages on thesubstrate 601 may be separated from each other. During a semiconductor package fabrication process, a single substrate, in this case asubstrate 601, may include a plurality of semiconductor packages. After all of the semiconductor packages on thesubstrate 601 have been built, the semiconductor packages may be separated from each other through dicing. The number of semiconductor packages built in onesubstrate 601 may depend on the size of thesubstrate 601, the area needed to build the semiconductor package, the number of components and the material of themold compound 606. -
FIG. 10 is a cross-sectional view and a top view showing a structure of a semiconductor package with antenna according to an embodiment of the present invention. As shown inFIG. 10 , in this embodiment, the structure of the semiconductor package A00 is similar to that of thesemiconductor package 600. The major difference between the semiconductor package A00 and thesemiconductor package 600 is that the antenna structure of the semiconductor package A00 is changed from thePCB antenna 607 to a conformal antenna A07 by screen printing. The end of the feeding structure A16 is electrically connected to the feeding terminal A172 of the patterned antenna A17. The other end of feeding structure A16 is directly connected to at least one electrode of the first SMD component A051. Similarly, the end of the short structure A40 is electrically connected to the short terminal A173 of the patterned antenna A17. The other end of the short structure A40 is directly connected to at least one electrode of the fourth SMD component A41. Configuration of the mold compound A06, the substrate A01 and passive components A30 of the semiconductor package A00 is similar to thesemiconductor package 600, and the detailed description is not given here again. -
FIG. 11 is a cross-sectional view and a top view showing a structure of a semiconductor package with antenna according to another embodiment of the present invention. As shown inFIG. 11 , in this embodiment, the structure of the semiconductor package B00 is similar to that of the semiconductor package A00. The difference between the semiconductor package B00 and the semiconductor package A00 is that the first SMD component B051 and the fourth SMD component B41 include at least one cavity B061, B062, and the feeding structure B16 and the short structure B40 are in contact with the cavities B061, B062, respectively. -
FIG. 12 is a flowchart showing a method of manufacturing the semiconductor package with antenna ofFIG. 10 . The method includes but not limited to the following steps: - Step S201: prepare a substrate A01;
Step S202: place and dispose thesemiconductor component 104 and at least one first SMD component on the substrate A01;
Step S203: form the mold compound A06 on the substrate A01;
Step S204: form at least one opening (drill holes or saw openings) to make the first and fourth SMD components exposed;
Step S205: form the conformal antenna A07 on the top surface of the mold compound A06;
Step S206: place thesolder balls 130 on the pin pads of the substrate A01. - In step S201, the substrate A01 may be prepared for supporting electronic components. In step S202, the
semiconductor component 104, the passive components A30, the fourth SMD component A41 and at least one first SMD components are placed and disposed on the top side of the substrate A01. In step S203, a mold compound S206 such as epoxy mold compound is formed on the top side of the substrate A01. In an embodiment, the mold compound A06 completely covers the top side of the substrate A01 including the regions of the first SMD component A051, thesemiconductor component 104, the passive components A30 mounted on the top side of the substrate A01. In step S204, a drilling process using laser to drill holes to make the first and fourth SMD component exposed from the holes (openings). The drilling depth (open depth) is smaller than the thickness W2 of the mold compound A06. In step S205, the conformal antenna A07 is formed by a coating process, screen printing, photolithography or lithography. For example, screen printing forms the conformal antenna A07. Liquid state of conductive material passes through open of the patterned antenna A17 (U shape) of the mask to a partial top surface of the mold compound A06 and drill holes. The conductive material is made of a material selected from a group consisting of graphite, nickel, tin, silver, copper, or a combination thereof. In step S206, thesolder balls 130 are placed on thepin pads 102 of the substrate A01. In some embodiments, step S206 can be performed before one of step S202 to step S205. - In some embodiments, the method further includes but not limited to one or more the following steps:
- Step S202 b: clean flux on the substrate A01;
- Step S203 b: cure the mold compound A06;
- Step S205 b: cure the conformal antenna A07;
- Step S206 b: separate the semiconductor package A00 from other semiconductor packages on the substrate A01.
- The encapsulation process in step S203 is preformed after flux on the substrate A01 has been clean in step S202 b so that process flow can avoid delamination between the substrate A01 and mold compound A06. In step S203 b and step S205 b, the curing process can reduce harden time of the mold compound A06 and the conformal antenna A07. In step S206 b, the semiconductor packages on the substrate A01 may be separated from each other. During a semiconductor package fabrication process, a single substrate, in this case a substrate A01, may include a plurality of semiconductor packages. After all of the semiconductor packages on the substrate A01 have been built, the semiconductor packages may be separated from each other through dicing.
- In brief, the present disclosure discloses a semiconductor package with antenna. The inventive semiconductor package employs a PCB antenna or a conformal antenna disposed on the mold compound. The PCB antenna (or the conformal antenna) and the wireless function circuit are packaged together. Consequently, the semiconductor package acts a package component and can be applied to a system circuit board of a general wireless communication device, such as a wearable point-of-sale (POS) terminal or a portable barcode scanner. The LO leakage of the semiconductor package using the PCB antenna or the conformal antenna can be reduced easily and controlled precisely by adjusting isolation between the PCB antenna (or the conformal antenna) and the wireless function circuit. Specifically, the height of the semiconductor package can be further reduced using the conformal antenna structure and the method can be easily performed to fabricate the semiconductor package with antenna for cost reduction and better yield.
- The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.
Claims (10)
1-15. (canceled)
16. A method of manufacturing a semiconductor package with an antenna, comprising:
preparing a substrate;
disposing a semiconductor component and at least one first surface mount device (SMD) component on the substrate;
forming a mold compound on the substrate covering the semiconductor component and the at least one first SMD component;
forming at least one opening in the mold compound to expose the first SMD component after the step of forming a mold compound;
filling the at least one opening with a conductive material after the step of forming at least one opening; and
forming a conformal antenna on a top surface of the mold compound,
wherein the step of forming the at least one opening comprises forming at least one cavity extending through the at least one first SMD component.
17. The method of claim 16 , wherein the conformal antenna is formed by a coating process, screen printing, photolithography or lithography.
18. The method of claim 16 , wherein the step of forming the conformal antenna comprises forming at least one opening in the conformal antenna, and forming a feeding structure in the at least one opening formed in the conformal antenna to directly connect the at least one first SMD component on the substrate and a feeding terminal of a patterned antenna of the conformal antenna.
19. (canceled)
20. The method of claim 16 , further comprising a curing step to cure the conformal antenna.
21. The method of claim 16 , wherein the first SMD component is a metallic structure or a resistor.
22. The method of claim 16 , wherein the at least open opening formed in the mold compound extends beyond a top surface of the at least one first SMD component toward the substrate.
23. The method of claim 16 , further comprising the step of forming the conductive material in the at least one cavity.
24. The method of claim 16 , wherein the at least one first SMD component is a stack structure formed by two SMDs stacked one on top of the other.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/959,768 US9691710B1 (en) | 2015-12-04 | 2015-12-04 | Semiconductor package with antenna |
TW105106251A TWI600092B (en) | 2015-12-04 | 2016-03-02 | Semiconductor package with antenna and method of manufacturing the same |
CN201610143067.XA CN106847771B (en) | 2015-12-04 | 2016-03-14 | Semiconductor packages and preparation method thereof with antenna |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/959,768 US9691710B1 (en) | 2015-12-04 | 2015-12-04 | Semiconductor package with antenna |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170162514A1 true US20170162514A1 (en) | 2017-06-08 |
US9691710B1 US9691710B1 (en) | 2017-06-27 |
Family
ID=58800358
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/959,768 Active US9691710B1 (en) | 2015-12-04 | 2015-12-04 | Semiconductor package with antenna |
Country Status (3)
Country | Link |
---|---|
US (1) | US9691710B1 (en) |
CN (1) | CN106847771B (en) |
TW (1) | TWI600092B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210035917A1 (en) * | 2019-07-29 | 2021-02-04 | Micron Technology, Inc. | Semiconductor packages and associated methods with antennas and emi isolation shields |
US20230145588A1 (en) * | 2019-01-31 | 2023-05-11 | Advanced Semiconductor Engineering, Inc. | Semiconductor packages and methods of manufacturing the same |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9825597B2 (en) | 2015-12-30 | 2017-11-21 | Skyworks Solutions, Inc. | Impedance transformation circuit for amplifier |
US10269769B2 (en) | 2016-04-18 | 2019-04-23 | Skyworks Solutions, Inc. | System in package with vertically arranged radio frequency componentry |
US10297576B2 (en) | 2016-04-18 | 2019-05-21 | Skyworks Solutions, Inc. | Reduced form factor radio frequency system-in-package |
US10062670B2 (en) | 2016-04-18 | 2018-08-28 | Skyworks Solutions, Inc. | Radio frequency system-in-package with stacked clocking crystal |
US10362678B2 (en) | 2016-04-18 | 2019-07-23 | Skyworks Solutions, Inc. | Crystal packaging with conductive pillars |
TWI692935B (en) | 2016-12-29 | 2020-05-01 | 美商天工方案公司 | Front end systems and related devices, integrated circuits, modules, and methods |
CN110178214A (en) * | 2017-01-18 | 2019-08-27 | 株式会社村田制作所 | Module |
US10515924B2 (en) | 2017-03-10 | 2019-12-24 | Skyworks Solutions, Inc. | Radio frequency modules |
CN110401008B (en) * | 2018-04-25 | 2022-02-25 | 华为技术有限公司 | Packaging structure with packaged antenna and communication equipment |
US10566686B2 (en) * | 2018-06-28 | 2020-02-18 | Micron Technology, Inc. | Stacked memory package incorporating millimeter wave antenna in die stack |
TWI799904B (en) * | 2021-06-28 | 2023-04-21 | 大陸商青島新核芯科技有限公司 | Manufacturing method of electronic device |
TWI789977B (en) * | 2021-11-04 | 2023-01-11 | 大陸商青島新核芯科技有限公司 | Electronic device and manufacturing method thereof |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7446030B2 (en) * | 1999-08-27 | 2008-11-04 | Shocking Technologies, Inc. | Methods for fabricating current-carrying structures using voltage switchable dielectric materials |
JP3864029B2 (en) * | 2000-03-24 | 2006-12-27 | 松下電器産業株式会社 | Semiconductor package and semiconductor package manufacturing method |
WO2009002381A2 (en) * | 2007-06-22 | 2008-12-31 | Skyworks Solutions, Inc. | Mold compound circuit structure for enhanced electrical and thermal performance |
CN101978490B (en) * | 2008-03-31 | 2012-10-17 | 株式会社村田制作所 | Electronic component module and method of manufacturing the electronic component module |
US8349648B2 (en) * | 2010-06-15 | 2013-01-08 | Stats Chippac, Ltd. | Semiconductor device and method of forming RF FEM with IC filter and IPD filter over substrate |
US9007273B2 (en) | 2010-09-09 | 2015-04-14 | Advances Semiconductor Engineering, Inc. | Semiconductor package integrated with conformal shield and antenna |
US8786060B2 (en) * | 2012-05-04 | 2014-07-22 | Advanced Semiconductor Engineering, Inc. | Semiconductor package integrated with conformal shield and antenna |
US9837701B2 (en) * | 2013-03-04 | 2017-12-05 | Advanced Semiconductor Engineering, Inc. | Semiconductor package including antenna substrate and manufacturing method thereof |
US9129954B2 (en) | 2013-03-07 | 2015-09-08 | Advanced Semiconductor Engineering, Inc. | Semiconductor package including antenna layer and manufacturing method thereof |
CN103227170A (en) * | 2013-03-29 | 2013-07-31 | 日月光半导体制造股份有限公司 | Stacked type semiconductor structure and manufacturing method thereof |
-
2015
- 2015-12-04 US US14/959,768 patent/US9691710B1/en active Active
-
2016
- 2016-03-02 TW TW105106251A patent/TWI600092B/en active
- 2016-03-14 CN CN201610143067.XA patent/CN106847771B/en active Active
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20230145588A1 (en) * | 2019-01-31 | 2023-05-11 | Advanced Semiconductor Engineering, Inc. | Semiconductor packages and methods of manufacturing the same |
US20210035917A1 (en) * | 2019-07-29 | 2021-02-04 | Micron Technology, Inc. | Semiconductor packages and associated methods with antennas and emi isolation shields |
US11177222B2 (en) * | 2019-07-29 | 2021-11-16 | Micron Technology, Inc. | Semiconductor packages and associated methods with antennas and EMI isolation shields |
Also Published As
Publication number | Publication date |
---|---|
US9691710B1 (en) | 2017-06-27 |
CN106847771B (en) | 2019-06-28 |
TWI600092B (en) | 2017-09-21 |
CN106847771A (en) | 2017-06-13 |
TW201721774A (en) | 2017-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9691710B1 (en) | Semiconductor package with antenna | |
US8067814B2 (en) | Semiconductor device and method of manufacturing the same | |
JP6469572B2 (en) | Antenna-integrated radio module and method of manufacturing the module | |
US7145511B2 (en) | Apparatus of antenna with heat slug and its fabricating process | |
KR101616625B1 (en) | Semiconductor package and method of manufacturing the same | |
US7808796B2 (en) | Electronic component module and method for manufacturing the same | |
US9653415B2 (en) | Semiconductor device packages and method of making the same | |
US11895769B2 (en) | Module, terminal assembly, and method for producing module | |
US20140284776A1 (en) | Semiconductor device | |
US8841759B2 (en) | Semiconductor package and manufacturing method thereof | |
CN108122859B (en) | Semiconductor packaging structure | |
US9854663B2 (en) | Radio frequency module | |
CN105390453A (en) | Devices and methods related to metallization of ceramic substrates for shielding applications | |
JP7111514B2 (en) | Electronic component module | |
JP2008072559A (en) | Antenna system and manufacturing method thereof | |
JP6602326B2 (en) | Wireless device | |
JP2009010327A (en) | Semiconductor device and method for manufacturing it | |
CN110178269B (en) | Antenna module | |
TWI663663B (en) | Electronic package and fabrication method thereof | |
US20180145397A1 (en) | High-frequency module | |
JP2010258137A (en) | High-frequency module and manufacturing method thereof | |
WO2018012378A1 (en) | Coil module | |
US10388628B2 (en) | Electronic component package | |
KR102444299B1 (en) | Electronic device module and manufacturing method thereof | |
JP2006049602A (en) | Semiconductor device and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CYNTEC CO., LTD, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DENG, JOSEPH D. S.;SHEN, CHIA-HSIEN;CHANG, SHU-WEI;AND OTHERS;SIGNING DATES FROM 20151203 TO 20151204;REEL/FRAME:037222/0437 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |