US20170125576A1 - Power mosfet and method for manufacturing the same - Google Patents
Power mosfet and method for manufacturing the same Download PDFInfo
- Publication number
- US20170125576A1 US20170125576A1 US15/334,906 US201615334906A US2017125576A1 US 20170125576 A1 US20170125576 A1 US 20170125576A1 US 201615334906 A US201615334906 A US 201615334906A US 2017125576 A1 US2017125576 A1 US 2017125576A1
- Authority
- US
- United States
- Prior art keywords
- conductivity type
- layer
- insulating layer
- source electrode
- doping layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 41
- 238000004519 manufacturing process Methods 0.000 title claims description 12
- 230000000149 penetrating effect Effects 0.000 claims abstract description 8
- 238000005530 etching Methods 0.000 claims description 28
- 239000000758 substrate Substances 0.000 claims description 21
- 230000002457 bidirectional effect Effects 0.000 claims description 20
- 239000012535 impurity Substances 0.000 claims description 9
- 239000002178 crystalline material Substances 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 14
- 230000001012 protector Effects 0.000 description 10
- 238000007599 discharging Methods 0.000 description 7
- 230000009977 dual effect Effects 0.000 description 7
- 230000000694 effects Effects 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 3
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000014509 gene expression Effects 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7803—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device
- H01L29/7804—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device the other device being a pn-junction diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0255—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using diodes as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1037—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure and non-planar channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41741—Source or drain electrodes for field effect devices for vertical or pseudo-vertical devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66666—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
Definitions
- a power MOSFET may be used in a battery protection circuit including at least one serial and/or parallel cell.
- a high-concentration N+ substrate is used as a drain electrode.
- a lower part of a substrate may become a drain electrode and the drain electrode may be commonly connected in a wafer.
- Such a battery protection circuit requires that the power MOSFET has high electron mobility at a predetermined size in order to increase efficiency of a battery pack and more efficiently use a space.
- the battery protection circuit primarily adopts a positive temperature coefficient of resistor (PTC), but precision of the PTC is low and a product defect of the PTC easily occurs and accordingly the cost of the PTC is high. As a result, the PTC approach in the battery protection circuit has been substituted for with the power MOSFET in recent years.
- PTC positive temperature coefficient of resistor
- the battery protection circuit in the related art includes two power MOSFETs and integrated circuits and the respective power MOSFETs are controlled through the integrated circuits according to a charge or a discharge direction of a battery.
- ON resistance R ON is high and an area of the circuit increases as well, and as a result, cost increases.
- a power MOSFET includes an insulating layer, a first conductivity type doping layer situated on a bottom of the insulating layer, a second conductivity type body situated on a bottom of the first conductivity type doping layer, a gate electrode adjacent to the bottom of the insulating layer and covered with an insulating film in other regions and projected to penetrate the second conductivity type body, and a source electrode including a first region situated on a top of the insulating layer and a second region in contact with the first conductivity type doping layer by penetrating the insulating layer.
- the power MOSFET may further include a bias electrode situated to be spaced apart from the source electrode and to contact the second conductivity type body by penetrating the insulating layer.
- the power MOSFET may further include a first conductivity type epitaxial layer situated on a bottom of the second conductivity type body and inserted into by the gate electrode.
- the power MOSFET may further include a first conductivity type substrate, wherein the first conductivity type epitaxial layer is formed of the same crystalline material as the first conductivity substrate.
- the second conductivity type body may be connected with the first conductivity type epitaxial layer and the first conductivity type doping layer, situated to be spaced apart from each other to form a bidirectional diode region.
- the bidirectional diode region may be a PN junction diode.
- the bias electrode may apply bias voltage to the second conductivity type body to generate a flow of current toward the first conductivity type epitaxial layer or the first conductivity type doping layer.
- the first conductivity type doping layer may be formed by omitting an etching process for a region of the first conductivity type doping layer, which faces the source electrode so as to form the first conductivity type doping layer with a depth between the second conductivity type body and the source electrode.
- the first conductivity type doping layer may be formed by an etching process for a part of the region of the first conductivity type doping layer, which faces the source electrode so as to form a depth between the second conductivity type body and the source electrode.
- the first conductivity type doping layer may formed with a depth being 0.3 to 0.5 ⁇ m and may prevent the source electrode and the second conductivity type body from contacting each other.
- the first conductivity type doping layer may be formed with a threshold voltage of at least 12 V and may prevent the source electrode and the second conductivity type body from contacting each other.
- the insulating layer may insulate the source electrode and the gate electrode from each other and a region of the insulating layer used for contacting the source electrode and the first conductivity type doping layer may be etched.
- a method for manufacturing a power MOSFET includes forming a first conductivity type doping layer doped with first conductivity type impurities at a depth on a top of a second conductivity type body situated on a top of a first conductivity type epitaxial layer, forming a gate electrode penetrating the first conductivity type doping layer and the second conductivity type body, forming an insulating layer on a top of the first conductivity type doping layer, etching the insulating layer so that the first conductivity type doping layer maintains the depth, and forming a source electrode at a partial region of the etched insulating layer.
- the depth may correspond to a sufficient depth to prevent the second conductivity type body and the source electrode from contacting each other.
- the etching of the insulating layer may include etching the insulating layer to prevent the second conductivity type body and the source electrode from contacting each other.
- the etching of the insulating layer may include etching the insulating layer so that the first doping layer is formed with the depth being 0.3 to 0.5 ⁇ m.
- the forming of the first conductivity type doping layer may include doping the first conductivity type impurities so that the first conductivity type doping layer is formed with a threshold voltage of at least 12 V.
- the method may further include forming a bias electrode at a partial area of the etched insulating layer, where the source electrode is not formed.
- the forming of the bias electrode may include applying a bias voltage to the second conductivity type body to generate a flow of current toward the first conductivity type epitaxial layer or the first conductivity type doping layer.
- a method for manufacturing a power MOSFET includes forming gate electrodes spaced apart from each other on a top of a first conductivity type epitaxial layer, forming a second conductivity type body surrounding the gate electrodes spaced apart from each other on the top of the first conductivity type epitaxial layer, forming a first conductivity type doping layer doped with first conductivity type impurities at a depth on a top of the second conductivity type body, forming an insulating layer on a top of the first conductivity type doping layer, etching the insulating layer so that the first conductivity type doping layer maintains the depth, and forming a source electrode at a partial region of the etched insulating layer.
- the etching of the insulating layer may include etching the insulating layer to prevent the second conductivity type body and the source electrode from contacting each other.
- the etching of the insulating layer may include etching the insulating layer so that the first doping layer is formed with the depth being 0.3 to 0.5 ⁇ m.
- the forming of the first conductivity type doping layer may include doping the first conductivity type impurities so that the first conductivity type doping layer forms threshold voltage of at least 12 V.
- FIG. 1 is a block diagram of a battery protection circuit according to an example.
- FIGS. 6A-6B are diagrams describing a plurality of protection elements of the battery protection circuit in the example of FIG. 2 .
- FIG. 7 is a flowchart describing a process of manufacturing the power MOSFET of the battery protection circuit in the example of FIG. 2 .
- FIG. 8 is a flowchart describing a process of manufacturing the power MOSFET of the battery protection circuit according to another example.
- first,” “second,” and “third” may be used herein to describe various members, components, regions, layers, or sections, these members, components, regions, layers, or sections are not to be limited by these terms. Rather, these terms are only used to distinguish one member, component, region, layer, or section from another member, component, region, layer, or section. Thus, a first member, component, region, layer, or section referred to in examples described herein may also be referred to as a second member, component, region, layer, or section without departing from the teachings of the examples.
- spatially relative terms such as “above,” “upper,” “below,” and “lower” may be used herein for ease of description to describe one element's relationship to another element as shown in the figures. Such spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, an element described as being “above” or “upper” relative to another element will then be “below” or “lower” relative to the other element. Thus, the term “above” encompasses both the above and below orientations depending on the spatial orientation of the device.
- the device may also be oriented in other ways (for example, rotated 90 degrees or at other orientations), and the spatially relative terms used herein are to be interpreted accordingly.
- An object of the examples is to provide a power MOSFET that controls a flow of current through a bidirectional diode.
- Another object of the examples is to provide a power MOSFET that forms a first conductivity type doping layer between a source electrode and a second conductivity type body to prevent the source electrode from contacting the body.
- FIG. 1 is a block diagram of a battery protection circuit according to an example and FIG. 2 is a circuit diagram illustrating the battery protection circuit illustrated in the example of FIG. 1 .
- the battery protection circuit 1 protects a battery 3 while charging and discharging the battery embedded in an electronic apparatus 2 .
- the battery protection circuit 1 protects the battery 3 that includes a plurality of serial and/or parallel cells.
- the battery protection circuit 1 prevents overcurrent from flowing on the battery 3 .
- the battery protection circuit 1 may break current flow in charge or discharge directions of the battery.
- the first protector 10 includes a first protection integrated circuit 11 and a plurality of protection elements 12 .
- the plurality of protection elements 12 are implemented as dual MOSFETs.
- the first protection integrated circuit 11 drives different protection elements 12 a and 12 b according to the charging or discharging of the battery 3 .
- the first protection integrated circuit 11 breaks the flow of the overcurrent by using the second protection element 12 b .
- the first protection integrated circuit 11 breaks the flow of the overcurrent by using the first protection element 12 a . That is, the plurality of protection elements 12 are not used simultaneously and the respective protection elements 12 are used appropriate according to whether the battery 3 is in a charging or a discharging situation.
- the second protector 20 includes a second protection integrated circuit 21 and a power MOSFET 100 .
- the power MOSFET 100 is implemented as a single MOSFET and corresponds to the protection element of the battery 3 .
- the second protection integrated circuit 21 drives the power MOSFET 100 according to the charging or discharging direction of the battery 3 .
- the power MOSFET 100 includes a bidirectional diode so as to control current that flows bidirectionally.
- the second protection integrated circuit 21 drives the bidirectional diode of the power MOSFET 100 unidirectionally and when the battery 3 is discharged, the second protection integrated circuit 21 drives the bidirectional diode of the power MOSFET 100 unidirectionally in another direction. That is, the power MOSFET 100 is implemented through one MOSFET including the bidirectional diode and is accordingly implemented at a lower cost than another approach using the plurality of protection elements, such as, alternatively, the dual MOSFETs 12 in the related art.
- the second protection integrated circuit 21 controls a bias voltage applied to the power MOSFET 100 to control the bidirectional diode of the power MOSFET 100 . That is, the second protection integrated circuit 21 controls the bidirectional diode of the power MOSFET 100 to break the flow of the overcurrent with respect to both the charging and discharging directions. Subsequently, a structure and an operation of the power MOSFET 100 is described in detail in FIGS. 3 to 8 .
- FIG. 3 is a diagram describing a power MOSFET of the battery protection circuit in the example of FIG. 2 .
- the power MOSFET 100 includes a first conductivity type substrate 310 , a first conductivity type epitaxial layer 320 , a second conductivity type body 330 , a first conductivity type doping layer 340 , a gate electrode 350 , an insulating layer 360 , a source electrode 370 , and a bias electrode 380 .
- the first conductivity type substrate 310 corresponds to a base of the power MOSFET 100 .
- the first conductivity type substrate 310 is implemented as an N type substrate.
- the first conductivity type substrate 310 may include high-concentration ions and may be used as the drain electrode. That is, the first conductivity type substrate 310 is situated at a lowermost part of the power MOSFET 100 to operate as the drain.
- the drain electrode may be commonly connected in a wafer.
- the second conductivity type body 330 is formed on the top of the first conductivity type epitaxial layer 320 with a predetermined depth.
- the second conductivity type body 330 is formed at a partial area of the top of the first conductivity type epitaxial layer 320 and implemented as a P type body. Additionally, forward bias or reverse bias is applied to the second conductivity type body 330 .
- the second conductivity type body 330 is connected with the bias electrode 380 to receive bias voltage B IN from the bias electrode 380 .
- the second conductivity type body 330 corresponds to a channel region or a depletion region and provides a path on which current flows. That is, the second conductivity type body 330 receives the bias voltage B IN to form a channel and the current flows through the formed channel.
- the second conductivity type body 330 is connected with the first conductivity type epitaxial layer 320 and the first conductivity type doping layer 340 that are situated as being spaced apart from each other to form a bidirectional diode region.
- the second conductivity type body 330 receives the bias voltage B IN from the bias electrode 370 to generate the flow of the current toward the first conductivity type epitaxial layer 320 or the first conductivity type doping layer 340 .
- the bidirectional diode may be implemented as a PN junction diode, according to an example.
- the first conductivity type doping layer 340 is located on the top of the second conductivity type body 330 as having a predetermined depth.
- the predetermined depth of the first conductivity type doping layer 340 corresponds to a depth sufficient for preventing the second conductivity type body 330 and the source electrode 370 from contacting each other.
- the first conductivity type doping layer 340 is disposed on the bottom of the insulating layer 360 and the source electrode 370 .
- the first conductivity type doping layer 340 is injected with the high-concentration ions to be implemented as the N+ doping layer. In order to achieve the predetermined depth of the first doping layer 340 , energy and dose amounts of the ion injection are controlled accordingly.
- an etching process for a region of the first doping layer, which faces the source electrode 370 is omitted so as to form a predetermined depth between the second conductivity type body 330 and the source electrode 370 .
- the etching process for a region of the first conductivity type doping layer 340 which faces a second region 372 of the source electrode, is omitted to maintain the predetermined depth.
- a part of a region of the first doping layer, which faces the source electrode 370 is etched so as to form the predetermined depth between the second conductivity type body 330 and the source electrode 370 . That is, in such an example, a depth of a region of the first conductivity type doping layer 340 , which faces the insulating layer 360 may be larger than the depth of the region of the first conductivity type doping layer 340 , which faces the source electrode 370 .
- the first conductivity type doping layer 340 is not particularly limited to these specified characteristics, but is formed with a depth of 0.3 to 0.5 ⁇ m to prevent the source electrode 370 and the second conductivity type body 330 from contacting each other.
- the depth of 0.3 to 0.5 ⁇ m corresponds to a depth to prevent the body contact of the source electrode 370 while the first conductivity type doping layer 340 forms a diode region with the second conductivity type body 330 . That is, the first conductivity type doping layer 340 is connected with the channel region formed in the second conductivity type body 330 to form a part of a bidirectional diode region.
- the first conductivity type doping layer 340 is not particularly limited to the features presented above, but may have a threshold voltage of at least 12 V to prevent the source electrode 370 and the second conductivity type body 330 from contacting each other.
- the threshold voltage of 12 V corresponds to a voltage for the first doping layer 340 to form the diode region with the second conductivity type body 330 . That is, the first conductivity type doping layer 340 is connected with the channel region formed in the second conductivity type body 330 to form a part of the bidirectional diode region.
- the gate electrode 350 vertically penetrates the second conductivity type body 330 and the first conductivity type doping layer 340 . Furthermore, the gate electrode 350 is adjacent to the lower part of the insulating layer 360 and is covered with an insulating film 352 in other regions. The gate electrode 350 covered by the insulating film 352 is inserted into the first conductivity type epitaxial layer 320 . The gate electrode 350 is spaced apart from the second conductivity type body 330 by the insulating film 352 . That is, the gate electrode 350 and the second conductivity type body 330 are insulated from each other by the insulating film 352 .
- the insulating layer 360 is located on the top of the first conductivity type epitaxial layer 320 , the second conductivity type body 330 , the first conductivity type doping layer 340 , and the gate electrode 350 .
- the insulating layer 360 is implemented through a metal oxide film technique and a part of the insulating layer 360 may be patterned.
- the insulating layer 360 is formed on the top of the gate electrode 350 to cause the gate electrode 350 and the source electrode 370 to be spaced apart from each other.
- a region of the insulating layer 360 which does not face the gate electrode 350 disposed on the bottom of such a region, may be etched.
- the insulating layer 360 insulates the source electrode 370 and the gate electrode 350 and a region required for placing in contact the source electrode 370 and the first conductivity type doping layer 340 is etched.
- the top of the insulating layer 30 faces the first region 371 of the source electrode and the top of the first conductivity type doping layer 340 faces the second region 372 of the source electrode. That is, in such an example, the source electrode 370 penetrates the etched region of the insulating layer 360 .
- the source electrode 370 penetrates the insulating layer 360 in order to be connected with the first conductivity type doping layer 340 .
- the contact of the source electrode 370 with the second conductivity type body 330 is prevented by the presence of the first conductivity type doping layer 340 .
- the source electrode 370 includes the first region 371 facing the top of the insulating layer 360 and the second region 372 facing the top of the first conductivity type doping layer 340 .
- the second region 372 of the source electrode is formed by the etched region of the insulating layer 360 .
- the bias electrode 380 is situated to be spaced apart from the source electrode 370 and to contact the second conductivity type body 330 through the insulating layer 360 .
- the bias electrode 380 applies the bias voltage B IN to the second conductivity type body 330 to generate the flow of the current toward the first conductivity type epitaxial layer 320 or the first conductivity type doping layer 340 .
- FIG. 4 is a circuit diagram describing the power MOSFET of the battery protection circuit in the example of FIG. 2 and FIGS. 5A-5B are diagrams describing an operation of the power MOSFET of the battery protection circuit in the example of FIG. 2 .
- the power MOSFET 100 includes first and second diodes 410 and 420 and a first overvoltage suppressing element 430 .
- the first and second diodes 410 and 420 are formed in the bidirectional diode formed in the power MOSFET 100 .
- the first and second diodes 410 and 420 may be disposed in different directions in connection with the bias electrode 380 .
- the first diode 410 is disposed to face the source electrode 370 and the second diode 420 is disposed to face the drain electrode 310 .
- the bias electrode 380 applies source voltage V SS to the second conductivity type body 330 .
- the source voltage V SS corresponds to a voltage having an equivalent electrical potential to a voltage of the source electrode 370 .
- the bias electrode 380 applies the source voltage V SS
- the second conductivity type body 330 and the source electrode 370 have the equivalent electrical potentials, and as result, the current may flow through the second diode 420 .
- the second diode 420 operates to prevent the power MOSFET 100 from being overdischarged.
- the bias electrode 380 applies a drain voltage V ⁇ to the second conductivity type body 330 .
- the drain voltage V ⁇ corresponds to a voltage having an equivalent potential to a voltage of the drain electrode 310 .
- the bias electrode 380 applies the drain voltage V ⁇
- the second conductivity type body 330 and the drain electrode 310 have equivalent potentials, and as a result, the current is able to flow through the first diode 410 .
- the first diode 410 operates to prevent the power MOSFET 100 from being overcharged.
- the power MOSFET 100 forms the bidirectional diode region controlled by the bias voltage B IN to perform the same function under a further improved condition than that provided by the plurality of protection elements 12 .
- the power MOSFET 100 may perform the same functional performance as two protection elements 12 forming a unidirectional diode region, or an even further improved functional performance than two protection elements 12 .
- the first overvoltage suppressing element 430 is situated between the source electrode 370 and the gate electrode 310 .
- the first overvoltage suppressing element 430 prevents the overcurrent from flowing onto the power MOSFET 100 by applying the overvoltage in a managed way to the power MOSFET 100 .
- the first overvoltage suppressing element 430 may be implemented as a transient voltage suppression (TVS) diode.
- FIGS. 6A-6B are diagrams illustrating a plurality of protection elements of the battery protection circuit in the example of FIG. 2 .
- FIG. 6A is a circuit diagram illustrating a plurality of protection elements implemented as dual MOSFETs
- FIG. 6B is a diagram illustrating a layout of the plurality of protection elements implemented as the dual MOSFETs.
- chips for the first and second protection elements 12 a and 12 b may be produced as parts of one layout.
- the power MOSFET 100 is implemented as the single MOSFET to form one layout and is implemented as having a smaller area than the plurality of protection elements 12 in which the dual MOSFETs form one layout. Accordingly, the power MOSFET 100 is implemented as having a smaller area and is accordingly manufactured with a lower cost.
- FIG. 7 is a flowchart describing a process of manufacturing the power MOSFET of the battery protection circuit in the example of FIG. 2 .
- the first conductivity type epitaxial layer 320 may be grown on the top of the first conductivity type substrate 310 .
- the first conductivity type epitaxial layer 320 may be formed using the same crystal as the first conductivity type substrate 310 .
- the first conductivity type substrate 310 is implemented as the N type substrate and the first conductivity type epitaxial layer 320 is implemented as the N ⁇ epitaxial layer.
- the second conductivity type body 330 is formed on the top of the first conductivity type epitaxial layer 320 with a predetermined depth.
- the second conductivity type body 330 may be implemented as the P type body.
- the first conductivity type doping layer 340 is formed on the top of the second conductivity type body 330 with a predetermined depth.
- the first conductivity type doping layer 340 is injected with high-concentration N type impurities to be implemented as the N+ doping layer.
- the predetermined depth corresponds to a sufficient depth in order to prevent the second conductivity type body 330 and the source electrode 370 from contacting each other.
- step S 740 the gate electrode 350 vertically penetrates the first conductivity type doping layer 340 and the second conductivity type body 330 .
- the gate electrode 350 is adjacent to the lower part of the insulating layer 360 and is covered with the insulating film 352 in other regions.
- the insulating layer 360 is formed on the top of the first conductivity type doping layer 340 .
- the insulating layer 360 may be implemented through the Borophosphosilicate Glass (BPSG), Tetraethyl Orthosilicate (TEOS) or High temperature Low pressure Deposition (HLD) oxide layer and a part of the insulating layer 360 may be patterned.
- BPSG Borophosphosilicate Glass
- TEOS Tetraethyl Orthosilicate
- HLD High temperature Low pressure Deposition
- step S 760 the insulating layer 360 is etched so that the first conductivity type doping layer 340 maintains the predetermined depth.
- the insulating layer 360 insulates the source electrode 370 and the gate electrode 350 and a region required for contacting the source electrode 370 and the first conductivity type doping layer 340 is etched.
- step S 770 the source electrode 370 is formed on the top of a partial region of the insulating layer 360 which is etched.
- the source electrode 370 penetrates the insulating layer 360 to be connected with the first conductivity type doping layer 340 and the contact with the second conductivity type body may be prevented by the first conductivity type doping layer 340 .
- the bias electrode 380 is formed at a partial region of the insulating layer 360 , where the source electrode 370 is not formed.
- the bias electrode 380 is situated to be spaced apart from the source electrode 370 and contact the second conductivity type body 330 by penetrating the insulating layer 360 .
- FIG. 8 is a flowchart describing a process of manufacturing the power MOSFET of the battery protection circuit according to another example.
- the first conductivity type epitaxial layer 320 may be grown on the top of the first conductivity type substrate 310 . Then, at step S 820 , the gate electrodes 350 that are spaced apart from each other are formed on the top of the first conductivity type epitaxial layer 320 .
- step S 830 the second conductivity type body 330 is formed on the top of the first conductivity type epitaxial layer 320 with a predetermined depth so as to surround parts of the gate electrodes 350 . Also, in step S 840 , the first conductivity type doping layer 340 is formed on the top of the second conductivity type body 330 with a predetermined depth.
- the insulating layer 360 may be formed on the top of the first conductivity type doping layer 340 .
- the insulating layer 360 is etched so that the first conductivity type doping layer 340 maintains the predetermined depth.
- the source electrode 370 is formed on the top of a partial region of the insulating layer 360 which is etched.
- the bias electrode 380 is formed at a partial region of the insulating layer 360 , where the source electrode 370 is not formed.
- the power MOSFET 100 controls the flow of the current through the first and second diodes 410 and 420 .
- the etching process for a region of the first doping layer, which faces the source electrode 370 is omitted and the first conductivity type doping layer 340 forms a predetermined depth between the second conductivity type body 330 and the source electrode 370 . That is, the power MOSFET 100 prevents the body contact of the source electrode 370 through the first doping layer 340 .
Abstract
Description
- This application claims the benefit under 35 USC 119(a) of priority of Korean Patent Application No. 10-2015-0152213 filed on Oct. 30, 2015, the entire disclosure of which is incorporated by reference for all purposes.
- 1. Field
- The following description relates to a power MOSFET. The following description also relates to a power MOSFET that constitutes a bidirectional diode configured to control a flow of current through the bidirectional diode and a method for manufacturing such a power MOSFET.
- 2. Discussion of Related Art
- A power MOSFET may be used in a battery protection circuit including at least one serial and/or parallel cell. In the power MOSFET, a high-concentration N+ substrate is used as a drain electrode. As a result, a lower part of a substrate may become a drain electrode and the drain electrode may be commonly connected in a wafer. Such a battery protection circuit requires that the power MOSFET has high electron mobility at a predetermined size in order to increase efficiency of a battery pack and more efficiently use a space. In related art, the battery protection circuit primarily adopts a positive temperature coefficient of resistor (PTC), but precision of the PTC is low and a product defect of the PTC easily occurs and accordingly the cost of the PTC is high. As a result, the PTC approach in the battery protection circuit has been substituted for with the power MOSFET in recent years.
- The battery protection circuit in the related art includes two power MOSFETs and integrated circuits and the respective power MOSFETs are controlled through the integrated circuits according to a charge or a discharge direction of a battery. However, in such a battery protection circuit, when two power MOSFETs are used, ON resistance RON is high and an area of the circuit increases as well, and as a result, cost increases.
- This Summary is provided to introduce a selection of concepts in a simplified form that are further described below in the Detailed Description. This Summary is not intended to identify key features or essential features of the claimed subject matter, nor is it intended to be used as an aid in determining the scope of the claimed subject matter.
- In one general aspect, a power MOSFET includes an insulating layer, a first conductivity type doping layer situated on a bottom of the insulating layer, a second conductivity type body situated on a bottom of the first conductivity type doping layer, a gate electrode adjacent to the bottom of the insulating layer and covered with an insulating film in other regions and projected to penetrate the second conductivity type body, and a source electrode including a first region situated on a top of the insulating layer and a second region in contact with the first conductivity type doping layer by penetrating the insulating layer.
- The power MOSFET may further include a bias electrode situated to be spaced apart from the source electrode and to contact the second conductivity type body by penetrating the insulating layer.
- The power MOSFET may further include a first conductivity type epitaxial layer situated on a bottom of the second conductivity type body and inserted into by the gate electrode.
- The power MOSFET may further include a first conductivity type substrate, wherein the first conductivity type epitaxial layer is formed of the same crystalline material as the first conductivity substrate.
- The second conductivity type body may be connected with the first conductivity type epitaxial layer and the first conductivity type doping layer, situated to be spaced apart from each other to form a bidirectional diode region.
- The bidirectional diode region may be a PN junction diode.
- The bias electrode may apply bias voltage to the second conductivity type body to generate a flow of current toward the first conductivity type epitaxial layer or the first conductivity type doping layer.
- The first conductivity type doping layer may be formed by omitting an etching process for a region of the first conductivity type doping layer, which faces the source electrode so as to form the first conductivity type doping layer with a depth between the second conductivity type body and the source electrode.
- The first conductivity type doping layer may be formed by an etching process for a part of the region of the first conductivity type doping layer, which faces the source electrode so as to form a depth between the second conductivity type body and the source electrode.
- The first conductivity type doping layer may formed with a depth being 0.3 to 0.5 μm and may prevent the source electrode and the second conductivity type body from contacting each other.
- The first conductivity type doping layer may be formed with a threshold voltage of at least 12 V and may prevent the source electrode and the second conductivity type body from contacting each other.
- The insulating layer may insulate the source electrode and the gate electrode from each other and a region of the insulating layer used for contacting the source electrode and the first conductivity type doping layer may be etched.
- In another general aspect, a method for manufacturing a power MOSFET includes forming a first conductivity type doping layer doped with first conductivity type impurities at a depth on a top of a second conductivity type body situated on a top of a first conductivity type epitaxial layer, forming a gate electrode penetrating the first conductivity type doping layer and the second conductivity type body, forming an insulating layer on a top of the first conductivity type doping layer, etching the insulating layer so that the first conductivity type doping layer maintains the depth, and forming a source electrode at a partial region of the etched insulating layer.
- The depth may correspond to a sufficient depth to prevent the second conductivity type body and the source electrode from contacting each other.
- The etching of the insulating layer may include etching the insulating layer to prevent the second conductivity type body and the source electrode from contacting each other.
- The etching of the insulating layer may include etching the insulating layer so that the first doping layer is formed with the depth being 0.3 to 0.5 μm.
- The forming of the first conductivity type doping layer may include doping the first conductivity type impurities so that the first conductivity type doping layer is formed with a threshold voltage of at least 12 V.
- The method may further include forming a bias electrode at a partial area of the etched insulating layer, where the source electrode is not formed.
- The forming of the bias electrode may include applying a bias voltage to the second conductivity type body to generate a flow of current toward the first conductivity type epitaxial layer or the first conductivity type doping layer.
- In another general aspect, a method for manufacturing a power MOSFET includes forming gate electrodes spaced apart from each other on a top of a first conductivity type epitaxial layer, forming a second conductivity type body surrounding the gate electrodes spaced apart from each other on the top of the first conductivity type epitaxial layer, forming a first conductivity type doping layer doped with first conductivity type impurities at a depth on a top of the second conductivity type body, forming an insulating layer on a top of the first conductivity type doping layer, etching the insulating layer so that the first conductivity type doping layer maintains the depth, and forming a source electrode at a partial region of the etched insulating layer.
- The etching of the insulating layer may include etching the insulating layer to prevent the second conductivity type body and the source electrode from contacting each other.
- The etching of the insulating layer may include etching the insulating layer so that the first doping layer is formed with the depth being 0.3 to 0.5 μm.
- The forming of the first conductivity type doping layer may include doping the first conductivity type impurities so that the first conductivity type doping layer forms threshold voltage of at least 12 V.
- Other features and aspects will be apparent from the following detailed description, the drawings, and the claims.
-
FIG. 1 is a block diagram of a battery protection circuit according to an example. -
FIG. 2 is a circuit diagram illustrating the battery protection circuit illustrated in the example ofFIG. 1 . -
FIG. 3 is a diagram describing a power MOSFET of the battery protection circuit in the example ofFIG. 2 . -
FIG. 4 is a circuit diagram describing the power MOSFET of the battery protection circuit in the example ofFIG. 2 . -
FIGS. 5A-5B are diagrams describing an operation of the power MOSFET of the battery protection circuit in the example ofFIG. 2 . -
FIGS. 6A-6B are diagrams describing a plurality of protection elements of the battery protection circuit in the example ofFIG. 2 . -
FIG. 7 is a flowchart describing a process of manufacturing the power MOSFET of the battery protection circuit in the example ofFIG. 2 . -
FIG. 8 is a flowchart describing a process of manufacturing the power MOSFET of the battery protection circuit according to another example. - Throughout the drawings and the detailed description, the same reference numerals refer to the same elements. The drawings may not be to scale, and the relative size, proportions, and depiction of elements in the drawings may be exaggerated for clarity, illustration, and convenience.
- The following detailed description is provided to assist the reader in gaining a comprehensive understanding of the methods, apparatuses, and/or systems described herein. However, various changes, modifications, and equivalents of the methods, apparatuses, and/or systems described herein will be apparent after an understanding of the disclosure of this application. For example, the sequences of operations described herein are merely examples, and are not limited to those set forth herein, but may be changed as will be apparent after an understanding of the disclosure of this application, with the exception of operations necessarily occurring in a certain order. Also, descriptions of features that are known in the art may be omitted for increased clarity and conciseness.
- The features described herein may be embodied in different forms, and are not to be construed as being limited to the examples described herein. Rather, the examples described herein have been provided merely to illustrate some of the many possible ways of implementing the methods, apparatuses, and/or systems described herein that will be apparent after an understanding of the disclosure of this application.
- Throughout the specification, when an element, such as a layer, region, or substrate, is described as being “on,” “connected to,” or “coupled to” another element, it may be directly “on,” “connected to,” or “coupled to” the other element, or there may be one or more other elements intervening therebetween. In contrast, when an element is described as being “directly on,” “directly connected to,” or “directly coupled to” another element, there can be no other elements intervening therebetween.
- As used herein, the term “and/or” includes any one and any combination of any two or more of the associated listed items.
- Although terms such as “first,” “second,” and “third” may be used herein to describe various members, components, regions, layers, or sections, these members, components, regions, layers, or sections are not to be limited by these terms. Rather, these terms are only used to distinguish one member, component, region, layer, or section from another member, component, region, layer, or section. Thus, a first member, component, region, layer, or section referred to in examples described herein may also be referred to as a second member, component, region, layer, or section without departing from the teachings of the examples.
- Spatially relative terms such as “above,” “upper,” “below,” and “lower” may be used herein for ease of description to describe one element's relationship to another element as shown in the figures. Such spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, an element described as being “above” or “upper” relative to another element will then be “below” or “lower” relative to the other element. Thus, the term “above” encompasses both the above and below orientations depending on the spatial orientation of the device. The device may also be oriented in other ways (for example, rotated 90 degrees or at other orientations), and the spatially relative terms used herein are to be interpreted accordingly.
- The terminology used herein is for describing various examples only, and is not to be used to limit the disclosure. The articles “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. The terms “comprises,” “includes,” and “has” specify the presence of stated features, numbers, operations, members, elements, and/or combinations thereof, but do not preclude the presence or addition of one or more other features, numbers, operations, members, elements, and/or combinations thereof.
- Due to manufacturing techniques and/or tolerances, variations of the shapes shown in the drawings may occur. Thus, the examples described herein are not limited to the specific shapes shown in the drawings, but include changes in shape that occur during manufacturing.
- The features of the examples described herein may be combined in various ways as will be apparent after an understanding of the disclosure of this application. Further, although the examples described herein have a variety of configurations, other configurations are possible as will be apparent after an understanding of the disclosure of this application.
- Expressions such as “first conductivity type” and “second conductivity type” as used herein may refer to opposite conductivity types such as N and P conductivity types, and examples described herein using such expressions encompass complementary examples as well. For example, an example in which a first conductivity type is N and a second conductivity type is P encompasses an example in which the first conductivity type is P and the second conductivity type is N.
- An object of the examples is to provide a power MOSFET that controls a flow of current through a bidirectional diode.
- Another object of the examples is to provide a power MOSFET that forms a first conductivity type doping layer between a source electrode and a second conductivity type body to prevent the source electrode from contacting the body.
- Yet another object of the examples is to provide a power MOSFET that omits an etching process of an area where a first conductivity type doping layer faces the source electrode. As a result, the first doping layer forms a predetermined depth between a second conductivity type body and the source electrode.
- A disclosed technology may provide the following effects. However, since it is not meant that a specific example includes all of the following effects or only the following effects, it is not to be appreciated that the scope of the disclosed technology is limited to the following effects.
-
FIG. 1 is a block diagram of a battery protection circuit according to an example andFIG. 2 is a circuit diagram illustrating the battery protection circuit illustrated in the example ofFIG. 1 . - Referring to the examples of
FIGS. 1 and 2 , thebattery protection circuit 1 includes afirst protector 10 and asecond protector 20. - For example, the
battery protection circuit 1 protects abattery 3 while charging and discharging the battery embedded in anelectronic apparatus 2. In further detail, thebattery protection circuit 1 protects thebattery 3 that includes a plurality of serial and/or parallel cells. In the example ofFIG. 1 , thebattery protection circuit 1 prevents overcurrent from flowing on thebattery 3. Thus, to perform this objective, thebattery protection circuit 1 may break current flow in charge or discharge directions of the battery. - In the example of
FIG. 1 , theelectronic apparatus 2 is connected with external power through an adapter 4. In such an example, the adapter 4 is used to resolve an electrical imbalance between the external power source and thebattery 3. The adapter 4 receives the external power and converts the received external power into a level suitable for charging thebattery 3. - In this example, the
battery protection circuit 1 performs a duplicated protection process of thebattery 3 through using the first andsecond protectors first protector 10 performs the primary protection process of thebattery 3 and thesecond protector 20 performs the second protection process of thebattery 3. That is, thesecond protector 20 may complementally and additionally perform the protection process of thebattery 3, as an adjunct to thefirst protector 10. Thebattery protection circuit 1 stably protects thebattery 3 while charging and discharging thebattery 3 through such a duplicated protection process. - In the example of
FIG. 1 , thefirst protector 10 includes a first protection integratedcircuit 11 and a plurality ofprotection elements 12. In an example, the plurality ofprotection elements 12 are implemented as dual MOSFETs. Thus, the first protection integratedcircuit 11 drivesdifferent protection elements battery 3. For example, when thebattery 3 is charged, the first protection integratedcircuit 11 breaks the flow of the overcurrent by using thesecond protection element 12 b. However, when thebattery 3 is discharged, the first protection integratedcircuit 11 breaks the flow of the overcurrent by using thefirst protection element 12 a. That is, the plurality ofprotection elements 12 are not used simultaneously and therespective protection elements 12 are used appropriate according to whether thebattery 3 is in a charging or a discharging situation. - The plurality of
respective protection elements 12 in the related art may be body-contacted to a source electrode in order to implement a one-way diode, alternatively referred to as a unidirectional diode. For example, each of the plurality ofrespective protection elements 12 may be designed to include the unidirectional diode facing the same direction. Accordingly, when thefirst protection element 12 a includes the unidirectional diode as facing a drain terminal, thesecond protection element 12 b may also include the unidirectional diode as facing the drain terminal. That is, each of the plurality ofrespective protection elements 12 is driven by the first protection integratedcircuit 11 according to the charging or discharging direction of thebattery 3. - In the example of
FIG. 1 , thesecond protector 20 includes a second protection integratedcircuit 21 and apower MOSFET 100. In such an example, thepower MOSFET 100 is implemented as a single MOSFET and corresponds to the protection element of thebattery 3. The second protection integratedcircuit 21 drives thepower MOSFET 100 according to the charging or discharging direction of thebattery 3. For example, thepower MOSFET 100 includes a bidirectional diode so as to control current that flows bidirectionally. For example, when thebattery 3 is charged, the second protection integratedcircuit 21 drives the bidirectional diode of thepower MOSFET 100 unidirectionally and when thebattery 3 is discharged, the second protection integratedcircuit 21 drives the bidirectional diode of thepower MOSFET 100 unidirectionally in another direction. That is, thepower MOSFET 100 is implemented through one MOSFET including the bidirectional diode and is accordingly implemented at a lower cost than another approach using the plurality of protection elements, such as, alternatively, thedual MOSFETs 12 in the related art. - The second protection integrated
circuit 21 controls a bias voltage applied to thepower MOSFET 100 to control the bidirectional diode of thepower MOSFET 100. That is, the second protection integratedcircuit 21 controls the bidirectional diode of thepower MOSFET 100 to break the flow of the overcurrent with respect to both the charging and discharging directions. Subsequently, a structure and an operation of thepower MOSFET 100 is described in detail inFIGS. 3 to 8 . - The
power MOSFET 100 may perform the same function under a further improved condition than the plurality ofprotection elements 12. In greater detail, thepower MOSFET 100 may have a lower ON resistance RON and also be implemented as having a smaller area than the plurality ofprotection elements 12. Accordingly, thebattery protection circuit 1 reduces a chip area of thesecond protector 20 by using thepower MOSFET 100 to save cost and improve precision when producing thebattery protection circuit 1. -
FIG. 3 is a diagram describing a power MOSFET of the battery protection circuit in the example ofFIG. 2 . - Referring to the example of
FIG. 3 , thepower MOSFET 100 includes a firstconductivity type substrate 310, a first conductivitytype epitaxial layer 320, a secondconductivity type body 330, a first conductivitytype doping layer 340, agate electrode 350, an insulatinglayer 360, asource electrode 370, and abias electrode 380. - In the example of
FIG. 3 , thepower MOSFET 100 is not necessarily limited to such an example, but a first conductivity type may be implemented as an N type and a second conductivity type may be implemented as a P type.FIG. 3 is merely used for describing a particular example and is not used for limiting the scope of the examples. - For example, the first
conductivity type substrate 310 corresponds to a base of thepower MOSFET 100. In an example, the firstconductivity type substrate 310 is implemented as an N type substrate. The firstconductivity type substrate 310 may include high-concentration ions and may be used as the drain electrode. That is, the firstconductivity type substrate 310 is situated at a lowermost part of thepower MOSFET 100 to operate as the drain. The drain electrode may be commonly connected in a wafer. - In the example of
FIG. 3 , the first conductivitytype epitaxial layer 320 is situated on the top of the firstconductivity type substrate 310. The first conductivitytype epitaxial layer 320 is situated on the bottom of the secondconductivity type body 330 and thegate electrode 350 is inserted into the first conductivitytype epitaxial layer 320. In an example, the first conductivitytype epitaxial layer 320 is grown on the top of the firstconductivity type substrate 310 and is implemented as an N− epitaxial layer. For example, the first conductivitytype epitaxial layer 320 may be formed of the same crystalline material as the firstconductivity type substrate 310. - In this example, the second
conductivity type body 330 is formed on the top of the first conductivitytype epitaxial layer 320 with a predetermined depth. In such an example, the secondconductivity type body 330 is formed at a partial area of the top of the first conductivitytype epitaxial layer 320 and implemented as a P type body. Additionally, forward bias or reverse bias is applied to the secondconductivity type body 330. The secondconductivity type body 330 is connected with thebias electrode 380 to receive bias voltage BIN from thebias electrode 380. Herein, the secondconductivity type body 330 corresponds to a channel region or a depletion region and provides a path on which current flows. That is, the secondconductivity type body 330 receives the bias voltage BIN to form a channel and the current flows through the formed channel. - The second
conductivity type body 330 is connected with the first conductivitytype epitaxial layer 320 and the first conductivitytype doping layer 340 that are situated as being spaced apart from each other to form a bidirectional diode region. In an example, the secondconductivity type body 330 receives the bias voltage BIN from thebias electrode 370 to generate the flow of the current toward the first conductivitytype epitaxial layer 320 or the first conductivitytype doping layer 340. Meanwhile, when the secondconductivity type body 330 is implemented as the P type body and thefirst epitaxial layer 320 and the first conductivitytype doping layer 340 are implemented as the N− epitaxial layer and an N+ doping layer, respectively, the bidirectional diode may be implemented as a PN junction diode, according to an example. - In the example of
FIG. 3 , the first conductivitytype doping layer 340 is located on the top of the secondconductivity type body 330 as having a predetermined depth. In such an example, the predetermined depth of the first conductivitytype doping layer 340 corresponds to a depth sufficient for preventing the secondconductivity type body 330 and thesource electrode 370 from contacting each other. In the example ofFIG. 3 , the first conductivitytype doping layer 340 is disposed on the bottom of the insulatinglayer 360 and thesource electrode 370. In such an example, the first conductivitytype doping layer 340 is injected with the high-concentration ions to be implemented as the N+ doping layer. In order to achieve the predetermined depth of thefirst doping layer 340, energy and dose amounts of the ion injection are controlled accordingly. - In an example, an etching process for a region of the first doping layer, which faces the
source electrode 370, is omitted so as to form a predetermined depth between the secondconductivity type body 330 and thesource electrode 370. In further detail, the etching process for a region of the first conductivitytype doping layer 340, which faces asecond region 372 of the source electrode, is omitted to maintain the predetermined depth. - In another example, a part of a region of the first doping layer, which faces the
source electrode 370 is etched so as to form the predetermined depth between the secondconductivity type body 330 and thesource electrode 370. That is, in such an example, a depth of a region of the first conductivitytype doping layer 340, which faces the insulatinglayer 360 may be larger than the depth of the region of the first conductivitytype doping layer 340, which faces thesource electrode 370. - In an example, the first conductivity
type doping layer 340 is not particularly limited to these specified characteristics, but is formed with a depth of 0.3 to 0.5 μm to prevent thesource electrode 370 and the secondconductivity type body 330 from contacting each other. In this example, the depth of 0.3 to 0.5 μm corresponds to a depth to prevent the body contact of thesource electrode 370 while the first conductivitytype doping layer 340 forms a diode region with the secondconductivity type body 330. That is, the first conductivitytype doping layer 340 is connected with the channel region formed in the secondconductivity type body 330 to form a part of a bidirectional diode region. - In an example, the first conductivity
type doping layer 340 is not particularly limited to the features presented above, but may have a threshold voltage of at least 12 V to prevent thesource electrode 370 and the secondconductivity type body 330 from contacting each other. Thus, the threshold voltage of 12 V corresponds to a voltage for thefirst doping layer 340 to form the diode region with the secondconductivity type body 330. That is, the first conductivitytype doping layer 340 is connected with the channel region formed in the secondconductivity type body 330 to form a part of the bidirectional diode region. - In the example of
FIG. 3 , thegate electrode 350 vertically penetrates the secondconductivity type body 330 and the first conductivitytype doping layer 340. Furthermore, thegate electrode 350 is adjacent to the lower part of the insulatinglayer 360 and is covered with an insulatingfilm 352 in other regions. Thegate electrode 350 covered by the insulatingfilm 352 is inserted into the first conductivitytype epitaxial layer 320. Thegate electrode 350 is spaced apart from the secondconductivity type body 330 by the insulatingfilm 352. That is, thegate electrode 350 and the secondconductivity type body 330 are insulated from each other by the insulatingfilm 352. - For example, the insulating
layer 360 is located on the top of the first conductivitytype epitaxial layer 320, the secondconductivity type body 330, the first conductivitytype doping layer 340, and thegate electrode 350. In an example, the insulatinglayer 360 is implemented through a metal oxide film technique and a part of the insulatinglayer 360 may be patterned. In further detail, the insulatinglayer 360 is formed on the top of thegate electrode 350 to cause thegate electrode 350 and thesource electrode 370 to be spaced apart from each other. A region of the insulatinglayer 360, which does not face thegate electrode 350 disposed on the bottom of such a region, may be etched. - In the example of
FIG. 3 , the insulatinglayer 360 insulates thesource electrode 370 and thegate electrode 350 and a region required for placing in contact thesource electrode 370 and the first conductivitytype doping layer 340 is etched. In further detail, in such an example, the top of the insulating layer 30 faces thefirst region 371 of the source electrode and the top of the first conductivitytype doping layer 340 faces thesecond region 372 of the source electrode. That is, in such an example, thesource electrode 370 penetrates the etched region of the insulatinglayer 360. - The
source electrode 370 penetrates the insulatinglayer 360 in order to be connected with the first conductivitytype doping layer 340. In the example ofFIG. 3 , the contact of thesource electrode 370 with the secondconductivity type body 330 is prevented by the presence of the first conductivitytype doping layer 340. In further detail, thesource electrode 370 includes thefirst region 371 facing the top of the insulatinglayer 360 and thesecond region 372 facing the top of the first conductivitytype doping layer 340. In this example, thesecond region 372 of the source electrode is formed by the etched region of the insulatinglayer 360. - In the example of
FIG. 3 , thebias electrode 380 is situated to be spaced apart from thesource electrode 370 and to contact the secondconductivity type body 330 through the insulatinglayer 360. For example, thebias electrode 380 applies the bias voltage BIN to the secondconductivity type body 330 to generate the flow of the current toward the first conductivitytype epitaxial layer 320 or the first conductivitytype doping layer 340. -
FIG. 4 is a circuit diagram describing the power MOSFET of the battery protection circuit in the example ofFIG. 2 andFIGS. 5A-5B are diagrams describing an operation of the power MOSFET of the battery protection circuit in the example ofFIG. 2 . - Referring to the examples of
FIGS. 4 and 5A-5B , thepower MOSFET 100 includes first andsecond diodes overvoltage suppressing element 430. In the examples ofFIGS. 4-5A-5B , the first andsecond diodes power MOSFET 100. The first andsecond diodes bias electrode 380. In an example, thefirst diode 410 is disposed to face thesource electrode 370 and thesecond diode 420 is disposed to face thedrain electrode 310. - In the example of
FIG. 5A , thebias electrode 380 applies source voltage VSS to the secondconductivity type body 330. Herein, the source voltage VSS corresponds to a voltage having an equivalent electrical potential to a voltage of thesource electrode 370. When thebias electrode 380 applies the source voltage VSS, the secondconductivity type body 330 and thesource electrode 370 have the equivalent electrical potentials, and as result, the current may flow through thesecond diode 420. In an example, when thebias electrode 380 applies the source voltage VSS, thesecond diode 420 operates to prevent thepower MOSFET 100 from being overdischarged. - In the example of
FIG. 5B , thebias electrode 380 applies a drain voltage V− to the secondconductivity type body 330. In the example ofFIG. 5B , the drain voltage V− corresponds to a voltage having an equivalent potential to a voltage of thedrain electrode 310. When thebias electrode 380 applies the drain voltage V−, the secondconductivity type body 330 and thedrain electrode 310 have equivalent potentials, and as a result, the current is able to flow through thefirst diode 410. In an example, when thebias electrode 380 applies the drain voltage V−, thefirst diode 410 operates to prevent thepower MOSFET 100 from being overcharged. - Accordingly, the
power MOSFET 100 forms the bidirectional diode region controlled by the bias voltage BIN to perform the same function under a further improved condition than that provided by the plurality ofprotection elements 12. Thepower MOSFET 100 may perform the same functional performance as twoprotection elements 12 forming a unidirectional diode region, or an even further improved functional performance than twoprotection elements 12. - In the example of
FIG. 5B , the firstovervoltage suppressing element 430 is situated between thesource electrode 370 and thegate electrode 310. In such an example, the firstovervoltage suppressing element 430 prevents the overcurrent from flowing onto thepower MOSFET 100 by applying the overvoltage in a managed way to thepower MOSFET 100. In an example, the firstovervoltage suppressing element 430 may be implemented as a transient voltage suppression (TVS) diode. -
FIGS. 6A-6B are diagrams illustrating a plurality of protection elements of the battery protection circuit in the example ofFIG. 2 . In more detail,FIG. 6A is a circuit diagram illustrating a plurality of protection elements implemented as dual MOSFETs andFIG. 6B is a diagram illustrating a layout of the plurality of protection elements implemented as the dual MOSFETs. - In
FIG. 6A , the plurality ofprotection elements 12 is implemented as the dual MOSFETs in the related art to include first andsecond protection elements first protection element 12 a includes aunidirectional diode 611 facing the drain terminal and a secondovervoltage suppressing element 612 and thesecond protection element 12 b includes aunidirectional diode 621 facing the drain terminal and a thirdovervoltage suppressing element 622. Accordingly, thepower MOSFET 100 according to the example is implemented as a single MOSFET to include a bidirectional diode and a firstovervoltage suppressing element 430 and is potentially implemented with lower cost than the plurality ofprotection elements 12 implemented as the dual MOSFETs. - In
FIG. 6B , chips for the first andsecond protection elements power MOSFET 100 is implemented as the single MOSFET to form one layout and is implemented as having a smaller area than the plurality ofprotection elements 12 in which the dual MOSFETs form one layout. Accordingly, thepower MOSFET 100 is implemented as having a smaller area and is accordingly manufactured with a lower cost. -
FIG. 7 is a flowchart describing a process of manufacturing the power MOSFET of the battery protection circuit in the example ofFIG. 2 . - Referring to the example of
FIG. 7 , at step S710, the first conductivitytype epitaxial layer 320 may be grown on the top of the firstconductivity type substrate 310. The first conductivitytype epitaxial layer 320 may be formed using the same crystal as the firstconductivity type substrate 310. In an example, the firstconductivity type substrate 310 is implemented as the N type substrate and the first conductivitytype epitaxial layer 320 is implemented as the N− epitaxial layer. - In the example of
FIG. 7 , at step S720, the secondconductivity type body 330 is formed on the top of the first conductivitytype epitaxial layer 320 with a predetermined depth. In an example, the secondconductivity type body 330 may be implemented as the P type body. - In this example, at step S730, the first conductivity
type doping layer 340 is formed on the top of the secondconductivity type body 330 with a predetermined depth. In an example, the first conductivitytype doping layer 340 is injected with high-concentration N type impurities to be implemented as the N+ doping layer. In such an example, the predetermined depth corresponds to a sufficient depth in order to prevent the secondconductivity type body 330 and thesource electrode 370 from contacting each other. - In step S740, the
gate electrode 350 vertically penetrates the first conductivitytype doping layer 340 and the secondconductivity type body 330. For example, thegate electrode 350 is adjacent to the lower part of the insulatinglayer 360 and is covered with the insulatingfilm 352 in other regions. - In step S750, the insulating
layer 360 is formed on the top of the first conductivitytype doping layer 340. In various examples, the insulatinglayer 360 may be implemented through the Borophosphosilicate Glass (BPSG), Tetraethyl Orthosilicate (TEOS) or High temperature Low pressure Deposition (HLD) oxide layer and a part of the insulatinglayer 360 may be patterned. - In step S760, the insulating
layer 360 is etched so that the first conductivitytype doping layer 340 maintains the predetermined depth. The insulatinglayer 360 insulates thesource electrode 370 and thegate electrode 350 and a region required for contacting thesource electrode 370 and the first conductivitytype doping layer 340 is etched. - In step S770, the
source electrode 370 is formed on the top of a partial region of the insulatinglayer 360 which is etched. Thesource electrode 370 penetrates the insulatinglayer 360 to be connected with the first conductivitytype doping layer 340 and the contact with the second conductivity type body may be prevented by the first conductivitytype doping layer 340. - In step S780, the
bias electrode 380 is formed at a partial region of the insulatinglayer 360, where thesource electrode 370 is not formed. For example, thebias electrode 380 is situated to be spaced apart from thesource electrode 370 and contact the secondconductivity type body 330 by penetrating the insulatinglayer 360. -
FIG. 8 is a flowchart describing a process of manufacturing the power MOSFET of the battery protection circuit according to another example. - Referring to
FIG. 8 , at step S810, the first conductivitytype epitaxial layer 320 may be grown on the top of the firstconductivity type substrate 310. Then, at step S820, thegate electrodes 350 that are spaced apart from each other are formed on the top of the first conductivitytype epitaxial layer 320. - In step S830, the second
conductivity type body 330 is formed on the top of the first conductivitytype epitaxial layer 320 with a predetermined depth so as to surround parts of thegate electrodes 350. Also, in step S840, the first conductivitytype doping layer 340 is formed on the top of the secondconductivity type body 330 with a predetermined depth. - Further, in step S850, the insulating
layer 360 may be formed on the top of the first conductivitytype doping layer 340. In step S860, the insulatinglayer 360 is etched so that the first conductivitytype doping layer 340 maintains the predetermined depth. - At step S870, the
source electrode 370 is formed on the top of a partial region of the insulatinglayer 360 which is etched. Finally, in step S880, thebias electrode 380 is formed at a partial region of the insulatinglayer 360, where thesource electrode 370 is not formed. - Accordingly, the
power MOSFET 100 controls the flow of the current through the first andsecond diodes power MOSFET 100, the etching process for a region of the first doping layer, which faces thesource electrode 370, is omitted and the first conductivitytype doping layer 340 forms a predetermined depth between the secondconductivity type body 330 and thesource electrode 370. That is, thepower MOSFET 100 prevents the body contact of thesource electrode 370 through thefirst doping layer 340. - While this disclosure includes specific examples, it will be apparent after an understanding of the disclosure of this application that various changes in form and details may be made in these examples without departing from the spirit and scope of the claims and their equivalents. The examples described herein are to be considered in a descriptive sense only, and not for purposes of limitation. Descriptions of features or aspects in each example are to be considered as being applicable to similar features or aspects in other examples. Suitable results may be achieved if the described techniques are performed in a different order, and/or if components in a described system, architecture, device, or circuit are combined in a different manner, and/or replaced or supplemented by other components or their equivalents. Therefore, the scope of the disclosure is defined not by the detailed description, but by the claims and their equivalents, and all variations within the scope of the claims and their equivalents are to be construed as being included in the disclosure.
Claims (23)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2015-0152213 | 2015-10-30 | ||
KR1020150152213A KR101760266B1 (en) | 2015-10-30 | 2015-10-30 | Power mosfet and method for manufacturing the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170125576A1 true US20170125576A1 (en) | 2017-05-04 |
US10109731B2 US10109731B2 (en) | 2018-10-23 |
Family
ID=58635187
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/334,906 Active 2036-11-16 US10109731B2 (en) | 2015-10-30 | 2016-10-26 | Power MOSFET and method for manufacturing the same |
Country Status (5)
Country | Link |
---|---|
US (1) | US10109731B2 (en) |
JP (2) | JP2017085108A (en) |
KR (1) | KR101760266B1 (en) |
CN (1) | CN107104146A (en) |
TW (1) | TWI677962B (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI778071B (en) * | 2018-06-01 | 2022-09-21 | 聯華電子股份有限公司 | Semiconductor device |
CN109244070B (en) * | 2018-09-25 | 2020-12-22 | 嘉兴市晨阳箱包有限公司 | Voltage suppressor and preparation method thereof |
JP7450330B2 (en) * | 2018-09-27 | 2024-03-15 | 富士電機株式会社 | Semiconductor elements and semiconductor devices |
KR102593101B1 (en) * | 2022-03-11 | 2023-10-24 | 화인칩스 주식회사 | Power mosfet |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130234241A1 (en) * | 2012-03-09 | 2013-09-12 | Brian Bowers | Shielded gate mosfet device with a funnel-shaped trench |
US20140084360A1 (en) * | 2012-09-25 | 2014-03-27 | Stmicroelectronics S.R.L. | Integrated vertical trench mos transistor |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5366914A (en) | 1992-01-29 | 1994-11-22 | Nec Corporation | Vertical power MOSFET structure having reduced cell area |
EP0746042B1 (en) * | 1995-06-02 | 2004-03-31 | SILICONIX Incorporated | Bidirectional blocking trench power MOSFET |
JP2003031821A (en) * | 2001-07-17 | 2003-01-31 | Toshiba Corp | Semiconductor device |
JP4024503B2 (en) * | 2001-09-19 | 2007-12-19 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US6645815B2 (en) * | 2001-11-20 | 2003-11-11 | General Semiconductor, Inc. | Method for forming trench MOSFET device with low parasitic resistance |
US7667264B2 (en) * | 2004-09-27 | 2010-02-23 | Alpha And Omega Semiconductor Limited | Shallow source MOSFET |
KR100689318B1 (en) * | 2004-11-05 | 2007-03-08 | 엘지.필립스 엘시디 주식회사 | Method for frabricating polycrystalline thin film transistor |
JP5073991B2 (en) * | 2006-08-23 | 2012-11-14 | オンセミコンダクター・トレーディング・リミテッド | Insulated gate semiconductor device |
JP5465837B2 (en) * | 2008-03-31 | 2014-04-09 | ローム株式会社 | Semiconductor device |
WO2013118203A1 (en) * | 2012-02-10 | 2013-08-15 | パナソニック株式会社 | Semiconductor device and method for manufacturing same |
JP2014187080A (en) * | 2013-03-22 | 2014-10-02 | Panasonic Corp | Semiconductor element, semiconductor device and composite module |
-
2015
- 2015-10-30 KR KR1020150152213A patent/KR101760266B1/en active IP Right Grant
-
2016
- 2016-10-26 US US15/334,906 patent/US10109731B2/en active Active
- 2016-10-28 JP JP2016211839A patent/JP2017085108A/en active Pending
- 2016-10-28 TW TW105135170A patent/TWI677962B/en active
- 2016-10-28 CN CN201610971959.9A patent/CN107104146A/en active Pending
-
2020
- 2020-07-16 JP JP2020122321A patent/JP2020178138A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130234241A1 (en) * | 2012-03-09 | 2013-09-12 | Brian Bowers | Shielded gate mosfet device with a funnel-shaped trench |
US20140084360A1 (en) * | 2012-09-25 | 2014-03-27 | Stmicroelectronics S.R.L. | Integrated vertical trench mos transistor |
Also Published As
Publication number | Publication date |
---|---|
TWI677962B (en) | 2019-11-21 |
JP2017085108A (en) | 2017-05-18 |
JP2020178138A (en) | 2020-10-29 |
KR101760266B1 (en) | 2017-07-24 |
CN107104146A (en) | 2017-08-29 |
KR20170051712A (en) | 2017-05-12 |
TW201727868A (en) | 2017-08-01 |
US10109731B2 (en) | 2018-10-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9825020B2 (en) | Semiconductor device and an integrated circuit comprising an ESD protection device, ESD protection devices and a method of manufacturing the semiconductor device | |
US10109731B2 (en) | Power MOSFET and method for manufacturing the same | |
US8415989B2 (en) | Switching device for electric circuit | |
JP5801609B2 (en) | Protection circuit element | |
US20120228634A1 (en) | Combined semiconductor device | |
JP2012182381A (en) | Semiconductor device | |
US8872223B2 (en) | Programmable SCR for ESD protection | |
US9490243B2 (en) | Semiconductor device comprising an ESD protection device, an ESD protection circuitry, an integrated circuit and a method of manufacturing a semiconductor device | |
US10249752B2 (en) | Semiconductor devices having segmented ring structures | |
CN106601731B (en) | Semiconductor structure with ESD protection structure and manufacturing method thereof | |
US8436418B2 (en) | High-voltage semiconductor device with electrostatic discharge protection | |
CN107799517A (en) | ESD devices for semiconductor structure | |
CN110445099A (en) | A kind of semiconductor structure and its manufacturing process of integrated battery protection circuit | |
US9443841B2 (en) | Electrostatic discharge protection structure capable of preventing latch-up issue caused by unexpected noise | |
CN110098124A (en) | Power semiconductor and method for manufacturing power semiconductor | |
CN105206680A (en) | Bidirectional transient voltage suppressing diode and manufacturing method thereof | |
EP3016142A1 (en) | Igbt with built-in diode and manufacturing method therefor | |
US8907424B2 (en) | Protection diode | |
TWI689102B (en) | Semiconductor device and charging system using the same | |
JP2015179776A (en) | semiconductor device | |
US10867988B2 (en) | Integrated ESD enhancement circuit for SOI device | |
JP2014038922A (en) | Semiconductor device | |
US20230418319A1 (en) | Semiconductor transistors having minimum gate-to-source voltage clamp circuits | |
CN104505390B (en) | Integrated diode chain power MOS anti-electrostatic protecting structure | |
CN103378168A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ITM SEMICONDUCTOR CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KANG, SOO CHANG;KIM, SEUNG HYUN;LEE, YONG WON;AND OTHERS;SIGNING DATES FROM 20161013 TO 20161018;REEL/FRAME:040141/0592 Owner name: MAGNACHIP SEMICONDUCTOR, LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KANG, SOO CHANG;KIM, SEUNG HYUN;LEE, YONG WON;AND OTHERS;SIGNING DATES FROM 20161013 TO 20161018;REEL/FRAME:040141/0592 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |