US20170104088A1 - Method and apparatus for source-drain junction formation in a finfet with in-situ doping - Google Patents
Method and apparatus for source-drain junction formation in a finfet with in-situ doping Download PDFInfo
- Publication number
- US20170104088A1 US20170104088A1 US15/385,811 US201615385811A US2017104088A1 US 20170104088 A1 US20170104088 A1 US 20170104088A1 US 201615385811 A US201615385811 A US 201615385811A US 2017104088 A1 US2017104088 A1 US 2017104088A1
- Authority
- US
- United States
- Prior art keywords
- fin
- epi layer
- sige
- doped
- boron
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 190
- 238000011065 in-situ storage Methods 0.000 title abstract description 23
- 230000015572 biosynthetic process Effects 0.000 title description 3
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims abstract description 97
- 229910052796 boron Inorganic materials 0.000 claims abstract description 61
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims abstract description 60
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 41
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 23
- 239000010703 silicon Substances 0.000 claims abstract description 23
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims abstract description 5
- 238000004891 communication Methods 0.000 claims description 6
- 239000004065 semiconductor Substances 0.000 claims description 6
- CHYRFIXHTWWYOX-UHFFFAOYSA-N [B].[Si].[Ge] Chemical compound [B].[Si].[Ge] CHYRFIXHTWWYOX-UHFFFAOYSA-N 0.000 claims 2
- 238000000137 annealing Methods 0.000 abstract description 19
- 239000010410 layer Substances 0.000 description 159
- 230000008569 process Effects 0.000 description 32
- 238000005530 etching Methods 0.000 description 25
- 238000004519 manufacturing process Methods 0.000 description 20
- 238000002955 isolation Methods 0.000 description 19
- 239000000463 material Substances 0.000 description 15
- 150000004767 nitrides Chemical class 0.000 description 15
- 238000000151 deposition Methods 0.000 description 13
- 230000008901 benefit Effects 0.000 description 8
- 239000007795 chemical reaction product Substances 0.000 description 8
- 238000004140 cleaning Methods 0.000 description 7
- 229910052581 Si3N4 Inorganic materials 0.000 description 6
- 230000000670 limiting effect Effects 0.000 description 6
- 238000000059 patterning Methods 0.000 description 6
- 125000006850 spacer group Chemical group 0.000 description 6
- 230000009471 action Effects 0.000 description 5
- 239000002019 doping agent Substances 0.000 description 5
- 238000003860 storage Methods 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 4
- 230000003071 parasitic effect Effects 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 239000007943 implant Substances 0.000 description 3
- 230000036961 partial effect Effects 0.000 description 3
- 239000011295 pitch Substances 0.000 description 3
- 239000002356 single layer Substances 0.000 description 3
- 239000013256 coordination polymer Substances 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000000407 epitaxy Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 230000002265 prevention Effects 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 230000002829 reductive effect Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 235000012431 wafers Nutrition 0.000 description 2
- -1 Si3N4) layer 42 Chemical class 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000001174 ascending effect Effects 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000012512 characterization method Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 238000000101 transmission high energy electron diffraction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/66803—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with a step of doping the vertical sidewall, e.g. using tilted or multi-angled implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
- H01L21/2251—Diffusion into or out of group IV semiconductors
- H01L21/2254—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
- H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/6681—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET using dummy structures having essentially the same shape as the semiconductor body, e.g. to provide stability
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7851—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with the body tied to the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
Definitions
- the present application generally relates to transistor structure and, more particularly, to FinFET devices.
- Source-Drain (S/D) doping in scaled Si channel based bulk FinFET devices can be built by embedding highly in-situ doped epilayers into recessed S/D areas of a transistor.
- the in-situ doped epilayers according to their structure and material, are able to efficiently introduce strain into the Si channel and dopants into the S/D junctions.
- the combination of the introduced strain and the dopants can provide increased channel mobility, improved short channel behavior and reduced parasitic S/D resistance.
- SiGe channel based FinFETs The introduction of strain by in-situ doped epilayers may not obtain such mobility benefit in SiGe channel based FinFETs.
- a SiGe channel has inherent strain even without any S/D epitaxy. Recessing Source-Drain may result in partial elastic SiGe strain relaxation in the channel region.
- SiGe FinFET devices can still require sufficiently high and conformal junction doping levels over the entire height of the SiGe channel.
- the summary touches on certain examples in accordance with one or more exemplary embodiments.
- the summary is not a defining overview of all exemplary embodiments or contemplated aspects.
- the summary is not intended to prioritize or even identify key elements of all aspects, and is not intended to limit the scope of any embodiment or any aspect of any embodiment.
- Disclosed methods can fabricate a FinFET, for example in bulk silicon (Si), and example operations can include forming a fin stack in a portion of the bulk Si, the fin stack may include a fin base and, on the fin base, a silicon germanium (SiGe) in-process fin, and further operations may include in-situ boron doping a region of the SiGe in-process fin.
- Si silicon germanium
- disclosed methods can include, in the in-situ boron doping of the region of the SiGe in-process fin, operations of depositing an epi layer, configured such that the epi layer may comprise boron, and to form the epi layer on at least a portion of an outer surface of the SiGe in-process fin, followed by applying a drive-in annealing.
- the drive-in annealing may be configured to diffuse boron from the epi layer into the region of the SiGe in-process fin.
- disclosed methods can include example operations in forming the fin stack being configured to form the SiGe in-process fin as a lightly doped SiGe in-process fin.
- Example apparatuses can include bulk silicon, having etched trenches spaced apart by a fin stack, the fin stack having a doped Si fin base and, on the doped Si fin base, a lightly doped in-process SiGe fin.
- example apparatuses can include an epi layer, and the epi layer may be on an outer surface of the lightly doped in-process SiGe fin.
- the epi layer may comprise SiGeB.
- the lightly doped in-process SiGe fin may include a source region and a drain region, and the epi layer, for example the SiGeB epi layer may be on, or may cover an outer surface of the drain region, and an outer surface of the source region.
- Example apparatuses can include a fin stack, and the fin stack may comprise a doped Si fin base and, on the doped Si fin base, a SiGe fin having a source region and a drain region.
- example apparatuses can include means for in-situ doping the source region with boron and in-situ doping the drain region with boron.
- means for in-situ doping the source region with B and in-situ doping the drain region with boron may be configured to receive an annealing heat and, in response, to diffuse boron into the drain and region and into the source region.
- Example apparatuses can include a stack having a Si fin base and, on the doped Si fin base, a SiGe fin, and the SiGe fin may include a boron doped source region and a boron doped drain region.
- example apparatuses can include an epi layer, which may on at least a portion of an outer surface of the boron doped source region, or an outer surface of the boron doped drain region, or both, and the epi layer may comprise SiGeB.
- FIG. 1A shows a top projection view of one example starting bulk silicon.
- FIG. 1B shows a front cross-sectional view of the one example starting bulk silicon, on the FIG. 1A cut-plane 2 - 2 .
- FIG. 2 is a front cross-sectional view reflecting a depositing of an example dielectric layer on a surface of the FIG. 1A-1B bulk silicon, in operations further to one example fabrication process.
- FIG. 3 is a front cross-sectional view reflecting doping operations to form, under the dielectric layer of the FIG. 2 in-process structure, a lightly doped Si layer above a doped ground plane Si layer, further to one example fabrication process.
- FIG. 4 is a front cross-sectional view reflecting a depositing, on the dielectric layer of the FIG. 3 in-process structure, a nitride layer and, on the nitride layer, a hard mask layer, in operations further to one example fabrication process.
- FIG. 5 is a front cross-sectional view reflecting a patterning, in the hard mask layer of the FIG. 4 in-process structure, of a patterned hard mask for subsequent etching in-process fin stacks, in operations further to one example fabrication process.
- FIG. 6 is a front cross-sectional view reflecting an etching of in-process fin stacks using the patterned hard mask shown formed in FIG. 5 , in operations further to one example fabrication process.
- FIG. 7 shows a perspective view reflecting silicon isolation filling and planarizing of the FIG. 6 in-process structure, in operations further to one example fabrication process.
- FIG. 8 is cross-sectional view, on the FIG. 7 cut-plane 3 - 3 , of the in-process structure shown by that figure.
- FIG. 9 is a cross-sectional view, reflecting etching the silicon isolation material of the FIG. 8 in-process structure, leaving exposed nitride layer portions on in-process fin stacks, in operations further to one example fabrication process.
- FIG. 10 is a cross-sectional view reflecting removing exposed nitride layer portions of the FIG. 9 in-process fin stacks, in operations further to one example fabrication process.
- FIG. 11 shows a cross-sectional view reflecting an etching the oxide fill of the
- FIG. 10 in-process structure, in operations further to one example fabrication process.
- FIG. 12 shows a cross-sectional view reflecting conversion, from Si into SiGe, of lightly doped in-process Si fins at the upper portion of the FIG. 11 in-process fin stacks, to form a plurality of lightly doped SiGe in-process fins, in operations further to one example fabrication process.
- FIG. 13 shows a cross-sectional view reflecting further etching into a temporary top surface of the oxide fill surrounding the FIG. 12 the lightly doped SiGe in-process fins, in operations further to one example fabrication process.
- FIG. 14 shows a perspective view of the FIG. 13 in-process structure.
- FIG. 15 shows a perspective view, reflecting a forming of a dummy gate over respective gate regions of the FIGS. 13 and 14 lightly doped SiGe fins.
- FIG. 16 is a front projection view of the FIG. 15 in-process structure, seen from that figure's projection plane 4 - 4 , with an expanded view of one lightly doped SiGe in-process fin, showing an oxide layer and a cleaning to remove the same and expose outer surfaces of the source and drain regions
- FIG. 17 shows a perspective view of a next in-process structure, resulting from applying a gate spacer patterning, and applying an SiGeB epi growth process to form an SiGeB epi layer covering the exposed outer surfaces of the source and drain regions.
- FIG. 18 shows a perspective view of an end-process structure, obtained by applying a drive-in annealing to the FIG. 17 in-process structure, to drive in B from the SiGeB epi layer, into the source and drain regions, forming B implanted SiGe source and drain regions, respectively covered with conductive SiGeB epi layer, in operations further to one example process.
- FIG. 19 is a partial cut-away of FIG. 18 .
- FIG. 20 a high-level logical flow diagram of example operations in part of one or more processes in accordance with various exemplary embodiments.
- FIG. 21 shows a functional schematic of one example system of communication and computing devices having combinations of stressed fin NMOS FinFET devices in accordance with one or more exemplary embodiments.
- Methods according to various exemplary embodiments can provide fabricating a FinFET on a bulk silicon, through operations that can include forming a fin stack, in a portion of the bulk silicon, such that the fin stack has a fin base and, on the fin base, a silicon germanium (SiGe) in-process fin.
- methods according to various exemplary embodiments can further include in-situ boron doping a region of the SiGe in-process fin.
- in-situ boron doping the region of the SiGe in-process fin can include depositing an epi layer, the epi layer comprising boron.
- the epi layer may be formed on an outer surface of the SiGe in-process fin.
- the epi layer may comprise SiGeB.
- in-situ boron doping region of the SiGe in-process fin can further include applying a drive-in annealing, and the drive-in annealing may be configured to diffuse boron from the epi layer into the region of the SiGe in-process fin.
- the fin base may be a Si fin base.
- methods for fabricating a FinFET may form the SiGe in-process fin as a lightly doped SiGe in-process fin.
- the SiGe in-process fin may have a source region and a drain region.
- the source region may be at one end of the SiGe in-process fin and the drain region may be at the other, opposite, end of the SiGe in process fin.
- in-situ boron doping may be configured to in-situ boron dope at least a portion of the source region and at least a portion of the drain region. Examples according to this aspect can include forming the epi layer, for example as a SiGeB epi layer on an outer surface of the source region and on an outer surface of the drain region. Operations such as drive annealing may then be applied, to diffuse boron from the epi layer into the source region and into the drain region, resulting in a boron-doped source region, and a boron-doped drain region.
- an epi layer that contains boron such as the described SiGeB epi layer can provide novel means for in-situ boron doping the source region and in-situ boron doping the drain region.
- Such means can be viewed as a novel means for receiving an external heat, for example, a drive-in annealing heat and, in response, diffusing boron into the source region and into the drain region.
- FIG. 1A shows a top projection view of one example of a starting bulk silicon 10 (hereinafter “bulk Si” 10 ). It will be understood that the structure visible in FIG. 1A as the bulk Si 10 may be a region or area of a larger bulk silicon (not explicitly visible in FIGS. 1A and 1B ), e.g., a region of a die, or of a wafer prior to dicing into multiple dies.
- FIG. 1B shows a front cross-sectional view of the bulk Si 10 , viewed on the FIG. 1A cut-plane 2 - 2 .
- the bulk Si 10 has a top surface 10 T.
- top surface 10 T is an arbitrary label, and that “top,” in the context of “top surface 10 T” carries no meaning or limitation regarding orientation with respect to any external reference.
- a bottom reference line “BT” demarcates an arbitrary depth position in the bulk Si 10 .
- the bottom reference line BT may, but does not necessarily, represent a bottom surface of the bulk Si 10 .
- FIG. 2 is a front cross-sectional view of an in-process structure 20 formed by depositing a dielectric layer 22 on the top surface 10 T of the FIG. 1A-1B bulk Si 10 .
- operative aspects of the dielectric layer 22 can include relief of a stress that may result from subsequent depositing of a silicon nitride (SiN) layer (not visible in FIG. 2 ).
- operative aspects of the dielectric layer 22 may also include protection of channel material during subsequent forming, in order of depth under the top surface 10 T, a light doped layer (not visible in FIG. 2 ) above a doped ground plane layer (not visible in FIG. 2 ).
- the dielectric layer 22 may be formed, for example, of SiOx, with a thickness D 1 .
- D 1 various considerations will become apparent to persons of ordinary skill upon reading the present disclosure. For example, it will become apparent that if D 1 is selected overly thin there may be possibility of the dielectric layer 22 providing less than desired relief of stress from subsequent depositing (not visible in FIG. 2 ) the silicon nitride.
- Another consideration in selecting the range of D 1 that will become apparent to such persons upon reading this disclosure is that if D 1 is too thick, there may be a resulting unwanted blockage of implant operations in the forming, under the top surface 10 T, of a later described lightly doped layer (not visible in FIG.
- D 1 doped ground plane layer
- D 1 doped ground plane layer
- Another consideration in selecting the range of D 1 that will become apparent to such persons upon reading this disclosure is that if D 1 is too thick, there may be a possibility of unwanted erosion during later-described fin patterning operations.
- selecting a range for D 1 for given applications may be readily performed, without undue experimentation.
- one contemplated range of thicknesses D 1 that may be used in certain applications may include a thickness that is approximately 10% of the thickness of the silicon nitride layer (not visible in FIG. 2 ). It will be also be understood that this illustrated example range of 10% is only one example, and is not intended to limit scope of any embodiments or aspects thereof.
- FIG. 3 is a front cross-sectional view of a next in-process structure 30 , reflecting doping operations to form, to a depth D 2 under the top surface 10 T, a lightly doped Si layer 32 and, under the lightly doped layer, a doped ground plane layer 34 having a thickness D 3 .
- lightly doped in the context of “lightly doped Si layer 32 ,” can include non-zero doping that does not result in substantive change in electrical performance relative to the bulk Si. Persons of ordinary skill will understand upon reading this disclosure that numerical values of “lightly doped” within this meaning may be application specific. For purposes of illustration, and without limiting the scope of “lightly doped” as used in this description,” one example range may include approximately 1E17 at/cm 3 .
- doped may be limited or constrained, at an upper end, by values above which one or more undesired effects, e.g., excess channel doping in later formed, lightly doped SiGe active fins (not visible in FIG. 3 ) may result.
- one example range of “doped” may span from less than approximately 1E18 at/cm 3 , and may extend up to and beyond 5E18 at/cm 3 .
- one example range of D 3 may encompass and include a range extending down to 30 nm, for purposes of suppressing sub-fin leakage under the SiGe active fin of the end product.
- well doping for NFET and PFET isolation may extend down to an STI oxide bottom which can include, but is not limited to, 100-150 nm.
- the thickness D 2 may be selected to be close to or slightly deeper than the specified height of the end product's SiGe active fin.
- a potential result of an overly small D 2 could be a portion of the end product's SiGe active fin remaining in an off state, i.e., a potential reduction in on-state current.
- D 2 may be the doped ground plane layer 34 having such distance from the end product's SiGe active fin as to adversely affect its operation of prevention of sub-fin leakage.
- one example range of D 2 may encompass and include a range extending from less than 30 nm and up to and exceeding 60 nm.
- doping operations may form a gradient transition between the lightly doped Si layer 32 and the doped ground plane layer 34 , as opposed to a step boundary.
- a gradient may depend in part on the technique selected for forming the doped ground plane layer 34 .
- the doped ground plane layer 34 may be formed by implantation, and will understand that implantation may form a more extended gradient than other techniques.
- operations may include forming a fin-pattern hard mask on the above-described in-process structure having the lightly doped Si layer 32 upon the doped ground plane layer 34 , the fin-pattern hard mask formed as a top projection plan of one or more fins.
- Operations may include applying an etching process, using the fin-pattern hard mask, to the lightly doped Si layer 32 and to the doped ground plane layer 34 , to form one or more fin stacks.
- the fin stacks will include a fin base formed of a portion of the doped ground plane layer 34 and, on the fin base, an in-process lightly doped Si fin formed of a portion of the lightly doped Si layer 32 .
- the fin-pattern hard mask and etching process may be configured to form a single fin stack. In a further aspect, the fin-pattern hard mask and etching process may be configured to form a plurality of fin stacks, for example, a set of parallel fin stacks, spaced apart by a fin pitch.
- a fin-pattern hard mask may be described in reference to FIGS. 4 and 5 .
- FIG. 4 is a front cross-sectional view of an in-process structure 40 , reflecting a depositing, on the dielectric layer 22 of the FIG. 3 in-process structure 30 , of a nitride layer 42 and, on the nitride layer 42 , a hard mask layer 44 , in operations further to one embodiment.
- the nitride layer 42 may have a depth D 4
- the hard mask layer 44 may have a thickness D 5 .
- subsequent operations can form a fin pattern (not visible in FIG. 4 ) in the hard mask layer 44 , and can utilize the nitride layer 42 to transfer that fin pattern into fin stacks (not visible in FIG.
- the hard mask layer 44 is visibly represented as a single layer.
- the visible representation as a single layer is not intended to limit the hard mask 44 to a single layer structure.
- embodiments contemplate structures implementing the hard mask layer 44 as comprising a stack of multiple hard mask layers (not separately visible in FIG. 4 ) on the nitride layer
- Conventional hard mask techniques using such stacked hard mask layers for example, Spacer Defined Double and Quadruple Patterning (SADP, SAQP) are known to persons of ordinary skill in the art.
- SADP Spacer Defined Double and Quadruple Patterning
- Such conventional hard mask techniques can be configured by such persons having possession of the present disclosure to practice in accordance with exemplary embodiments, without undue experimentation and, therefore, further detail description is omitted.
- D 4 and D 5 are examples of numerical values that may be used.
- one example range of numerical values that may be used may encompass, but is not limited to, approximately 1 ⁇ 3 of the STI depth (not explicitly visible in FIG. 4 ).
- One specific example range of numerical value for D 4 that may be used may encompass and include a range extending from less than 25 nm and up to and exceeding 40 nm.
- D 5 considerations that will become apparent to persons of ordinary skill in the art upon reading this disclosure, for specifying or selecting a range of numerical values D 5 , is that the values may be comparable to or, in one aspect, slightly larger than D 4 . More particularly, it will become apparent to such persons that it may be, but is not necessarily preferable, that at least a small portion of the hard mask layer 44 remain atop the nitride layer 42 at the end of the fin etching.
- One specific example range of numerical value for D 5 that may be used, for example, together with the described specific example range for D 4 may encompass and include a range extending from less than 30 nm and up to and exceeding 40 nm.
- FIG. 5 is a perspective view of an in-process structure 50 reflecting a patterning, in the hard mask layer 44 of the FIG. 4 in-process structure 40 , to form a fin patterned hard mask 52 for subsequent etching of a plurality of fins (not explicitly visible in FIG. 5 ), in operations further to one embodiment.
- the patterned hard mask 52 includes, for purposes of illustration, six fin hard masks, of which the fin hard mask 54 is one representative example. It will be understood that six is only one example quantity of fin hard masks forming a patterned hard mask such as the fin patterned hard mask 52 , and is not intended to limit any embodiments or aspects of the same.
- alternative patterned hard masks (not explicitly visible in FIG.
- the fin patterned hard mask 52 may have seven or more, or five or less fin hard masks, or may have just one fin hard mask.
- the fin patterned hard mask 52 shows all six of the fin hard masks having the same width D 6 and length D 7 . However, this is only for purposes of example, as alternatives are contemplates that may form different ones of the fin patterned hard masks with respectively different widths and lengths.
- the fin patterned hard mask 52 shows all six of the fin hard masks equally spaced by a fin pitch D 8 , but this is only for purposes of example, as alternatives are contemplated that may form fin hard masks spaced apart by varying fin pitches.
- FIG. 6 is a perspective view of an in-process structure 60 reflecting an etching of trenches 62 in the FIG. 5 in-process structure 50 to form in-process fin stacks 64 using the fin patterned hard mask 52 , followed by a removal of that fin patterned hard mark 52 .
- one example etching can etch the trenches 62 through the nitride (e.g., Si3N4) layer 42 , through the dielectric layer 22 , through the lightly doped Si layer 32 , and into the doped ground plane layer 34 .
- the nitride e.g., Si3N4
- Such example etching can etch the trenches to a total depth D 9 , measured from the top surface (shown but not separately numbered) of the lightly doped Si layer 32 to a recess bottom surface 34 T in the doped ground plane layer 34 .
- the trenches 62 may include corresponding recesses 62 A etched into the doped ground plane layer 34 .
- the in-process fin stacks 64 each include, in ascending order starting from the recess bottom surface 34 T, a fin base 66 and, on a top surface of the fin base 66 , an in-process silicon fin 68 .
- each of the in-process fin stacks is a portion of the doped ground plane layer 34 between the respective pair of the trenches 62
- the in-process Si fin 68 is a portion of the lightly doped Si layer 32 between the respective pair of trenches.
- the in-process fin stacks 64 can each include a temporary cap CP, wherein the temporary cap CP a remaining portion of the dielectric layer 22 and, on the remaining portion of dielectric layer 22 , a remaining portion of the Si3N4 layer.
- operations further to methods according to various exemplary embodiments may include filling each of the respective pair of trenches with a Si isolation material, to a height that provides a Si isolation material intermediate upper surface. Further to this aspect, the filling may be configured so that the height of the Si isolation material intermediate upper surface leaves an exposed outer surface of the lightly doped in-process Si fin.
- the filling of each of the respective pair of trenches may include filling to a height greater than that of the intended Si isolation material surface, followed by an etching to the intended height.
- the filling to a height greater than that of the intended Si isolation material upper surface may include filling to a height of the in-process fin stacks, followed by a planarizing and then an etching.
- FIG. 7 shows a perspective view of one in-process structure 70 , reflecting removal of the patterned hard mask 52 and deposition of an oxide filling 72 into the trenches 62 of the FIG. 6 in-process structure 60 , followed by planarizing, in operations further to one example fabrication process.
- the planarizing may form a temporary upper planar surface 72 T.
- FIG. 8 is cross-sectional view, on the FIG. 7 projection plane 3 - 3 , of the in-process structure 70 shown by that figure.
- FIG. 9 is a cross-sectional view of an in-process structure 90 , reflecting etching the oxide fill of the FIG. 8 in-process structure, leaving exposed nitride layer portions 92 , in operations further to one example fabrication process.
- FIG. 10 is a cross-sectional view of an in-process structure 100 reflecting removing the exposed nitride layer portions 92 of the FIG. 9 in-process structure 90 , and forming another temporary planar top surface 72 L of the oxide filling 72 , in operations further to one example fabrication process.
- portions 102 of the dielectric layer 22 formed as shown in FIG. 2 , remain on the respective tops (shown but not separately labeled) of each of the in-process fin stacks (labeled by reference number “ 64 ” in FIG. 6 , visible but not labeled on FIG. 10 ).
- FIG. 11 shows a cross-sectional view of another in-process structure 110 , reflecting an etching into the temporary planar top surface 72 L of the oxide fill 72 of the FIG. 10 in-process structure 100 , to form a new temporary top surface 72 R.
- the new temporary top surface 72 R is at a height that exposes an upper portion 68 U of each of the in-process fin stacks 64 , in operations further to one example fabrication process.
- An enlarged area 110 A shows that a bottom or lower portion 68 L of each of the in-process Si fin 68 is under a top surface 72 R.
- the top surface 72 R may be etched to fully expose the in-process Si fin 68 .
- the etching of the oxide fill 72 of the FIG. 10 in-process structure 100 lowers the height of the upper surface of the remainder of the oxide fill 72 to a new temporary top surface 72 R that exposes all, or all except for a bottom portion 68 L of the in-process Si fin 68 .
- the oxide fill 72 of the FIG. 10 in-process structure 100 to expose all, or all except for a bottom portion 68 L of the in-process Si fin 68 .
- the exposure of all, or all except for a bottom portion 68 L of the in-process Si fin 68 can enable, in an aspect, conversion of the all, or substantially all of the in-process Si fin 68 into an in-process SiGe fin (not explicitly visible in FIG. 11 ).
- FIG. 12 shows a cross-sectional view of an in-process structure 120 produced by converting the lightly doped Si material under and within the exposed upper portions 68 U of the FIG. 11 in-process Si fins 68 to SiGe, in operations further to one example fabrication process. This conversion forms a plurality of lightly doped in-process SiGe fins 122
- the height of the Si isolation intermediate upper surface may be an intermediate height, wherein the intermediate height may be above a boundary between an upper surface of the fin base and a lower surface of the in-process Si fin.
- a final etching may be applied to the Si isolation intermediate upper surface to form an Si isolation final upper surface, wherein the Si isolation final upper surface has a final height.
- the final height may be such that an upper portion of the fin base projects above the Si isolation.
- FIG. 13 shows a cross-sectional view of an in-process structure 130 , reflecting further etching into the temporary top surface 72 R, to form a final top surface 72 F of the oxide fill 72 , surrounding the FIG. 12 in-process fin stacks, in operations further to one example fabrication process.
- the oxide fill 72 can provide silicon isolation in the end-process device, as will be understood by persons of ordinary skill upon reading this disclosure.
- FIG. 14 shows a perspective view of the FIG. 13 in-process structure 130 .
- methods according to various exemplary embodiments may include forming a dummy gate, prior to depositing the epi layer on the outer surface of the source region and on the outer surface of the drain region.
- the dummy gate may cover an outer surface of the gate region of the lightly doped SiGe in-process fin.
- FIG. 15 shows a perspective view of an in-process structure 150 , reflecting a forming of a dummy gate 152 over respective gate regions (visible but not separately labeled) of the lightly doped SiGe in-process fins 122 of the FIG. 13 in-process structure 130 .
- the forming of the dummy gate 152 may include a dummy gate mask 154 .
- the forming of the dummy gate 152 may be according to conventional techniques for forming dummy gates as used in conventional FinFET fabrication process. Such conventional techniques, which are known to persons of ordinary skill in the art, can be readily applied by such persons upon reading the present disclosure, to practice the exemplary embodiments without undue experimentation and, therefore, further detailed description is omitted.
- FIG. 16 is a front projection view of the FIG. 15 in-process structure 150 , seen from that figure's projection plane 4 - 4 .
- Expanded view VA shows an oxide layer 162 on a visible (source or drain) end of the lightly doped SiGe in-process fins 122 formed, for example, incidental to conventional techniques operations that may be applied to form the dummy gate 152 .
- an oxide layer such as the oxide layer 162 may likewise form on the visible ends (in FIG. 16 ) of the other five lightly doped SiGe in-process fins 122 .
- an oxide layer such as the oxide layer 162 may form on the opposite (not visible in FIG.
- expanded view VB shows the visible end (source or drain) of the lightly doped SiGe in-process fin 122 appearing in expanded view VA, after applying an epi pre-cleaning to expose outer surfaces 122 S.
- epi cleaning operations applied to expose outer surfaces 122 S may similarly expose outer surfaces on the ends of the other five lightly doped SiGe in-process fins 122 that are visible in FIG. 16 .
- epi pre-cleaning operations applied to expose outer surfaces 122 S may expose the outer surfaces at the opposite ends (not visible in FIG. 16 ) of all six lightly doped SiGe in-process fins 122 .
- the dummy gate 152 may be formed by techniques, presently known or later discovered, that may not form an oxide layer such as the oxide layer 162 . It will be understood that practices according to the exemplary embodiments employing such techniques, if any, that do not form an oxide layer such as the oxide layer 162 may omit, or reduce or modify application of epi pre-cleaning or other oxide removal operations as illustrated by expanded views VA and VB.
- FIG. 17 shows a perspective view of a next in-process structure 170 , resulting from applying a gate spacer patterning to form a gate spacer 172 , and applying a SiGeB epi growth process to form a SiGeB epi layer 174 .
- the SiGeB epi growth process may be configured to form the SiGeB epi layer 174 in a manner covering the exposed outer surfaces (e.g. 122 S visible in the FIG. 16 expanded view VB) of the source and drain regions.
- the SiGeB epi growth process forming the SiGeB epi layer 174 may be a portion of novel in-situ boron doping methods according to, and provided by, various exemplary embodiments, as will be later described in further detail.
- a drive-in annealing may be applied to the FIG. 17 in-process structure, to diffuse boron from the SiGeB epi layer 174 into the source regions, and into drain regions of the SiGe in-process fins 122 , to form a boron-doped SiGe source region and boron-doped SiGe drain region (not yet formed in the snapshot reflected by FIG. 17 ).
- concentration of boron in the SiGeB epi layer 174 persons of ordinary skill in the art, upon reading the present disclosure, will understand factors on which that concentration may depend. For example, such persons will understand, upon reading the present disclosure, that the range of boron concentration in the SiGeB epi layer 174 can depend at least in part, on the desired range of boron dopant concentration in the source and drain regions that may be obtained through subsequent drive-in anneal process.
- one example range of boron concentration that may be used in forming a SiGeB epi layer such as the SiGeB epi layer 174 may span from, for example, less than 1E20 at/cm 3 and may encompass, for example, greater than 2E20 at/cm 3 . It will be understood that this example range of boron concentration in the SiGeB epi layer 174 is only for purposes of illustration, and is not intended to limit the scope of any of the embodiments or any aspect of any embodiment.
- FIG. 18 shows a perspective view of an end-process structure 180 , obtained by a drive-in annealing that completes an in-situ boron doping of the source region and drain region, in processes according to exemplary embodiments.
- the drive-in annealing combines with, and furthers operation of the SiGeB epi layer formed as described in reference to FIG. 17 .
- FIG. 19 shows a partial cut-away of the FIG. 18 end-process structure 180 .
- the drive-in annealing can be configured to apply a pre-determined temperature, TM, for a pre-determined time duration, DR.
- TM and DR Factors considered in determining TM and DR can include desired dopant diffusion and, since the SiGe in-process fins 122 are formed of SiGe, avoidance of strain relaxation.
- Specific ranges of numerical values for TM and DR may be, in part, application-specific. Persons of ordinary skill, upon reading the present disclosure, can determine ranges of TM and DR for various given applications, without undue experimentation.
- example values for TM and DR can include TM being in a range spanning from approximately 900 degrees C. to approximately 1050 degrees C., with a corresponding DR of approximately one second.
- Example values for TM and DR can also include TM being in a range spanning from approximately 1200 degrees C. to approximately 1300 degrees C., with a corresponding DR of approximately one millisecond. It will be understood that the example ranges of TM and DR only for purposes of illustration, and is not intended to limit the scope of any of the embodiments or any aspect of any embodiment.
- the drive-in annealing operations can be configured to diffuse boron from the FIG. 17 SiGeB epi layer 174 , into the source regions and drain regions of the SiGe in-process fins 122 , to form a boron-doped SiGe source region 182 and a boron-doped SiGe drain region 184 .
- a portion of the FIG. 17 SiGeB epi layer 174 that, in FIGS. 18 and 19 , covers what is now (in FIGS. 18 and 19 ) the boron-doped SiGe source region 182 will be referred as the “SiGeB source epi layer” 186 .
- SiGeB drain epi layer 188 a portion of the FIG. 17 SiGeB epi layer 174 that covers what is now (in FIGS. 18 and 19 ), the boron-doped SiGe drain region 184 will be referred as the “SiGeB drain epi layer” 188 .
- the SiGeB source epi layer 186 and SiGeB drain epi layer 188 may have differences from the SiGeB epi layer 174 , for example, reduction in boron concentration.
- the FIG. 17 SiGeB epi layer 174 may be configured with a boron concentration to provide a high remnant B concentration in the SiGeB source epi layer 186 and SiGeB drain epi layer 188 .
- This aspect may provide, for example, features and benefits such as providing source and drain junctions over the entire channel height of the SiGe fin.
- a gate region 190 comprising lightly doped SiGe material of the lightly doped SiGe in-process fins 122 .
- the concentration of boron in the SiGeB epi layer 174 will determine, at least in part, the concentration of boron in the boron-doped SiGe source region 182 , as well as in the boron-doped SiGe drain region 184 , the SiGeB source epi layer 186 and the SiGeB drain epi layer 188 .
- desired, or target ranges of boron in these FIGS. 18 and 19 structures may be, at least in part, application specific.
- features and advantages of disclosed embodiments may include, but are not limited to, eliminating source and drain contacts to a parasitic n-Si resistor under SiGe sources and drains. This and other features and benefits can be provided by the described counter-doping the exposed n-source and n-drain with boron. Other features and aspect may include, without limitation, providing source and drain junctions over an entire SiGe channel height. Further benefits and advantages can include, for example, a provision of gate overlap with the SiGe and the ground plane.
- FinFETs processed and structured according to various exemplary embodiments will maintain low drive current contribution from parasitic Si-based transistor because of, for example, higher threshold voltage and reduced carrier mobility relative to SiGe.
- the disclosed raised source and drain epitaxy can eliminate recessing of a SiGe source and drain and that this can provide, in turn, a minimizing of elastic channel relaxation.
- FIG. 20 is a high-level flow diagram 200 of operations forming part of a fabrication process according to various exemplary embodiments.
- the phrase “in the flow 200 ” is used, and will be understood to mean “in a process that may include operations having a logical flow as represented by the high-level flow diagram 200 .”
- operations in the flow 200 may begin at an arbitrary start 202 , which may include, for example, providing a starting bulk silicon such as the bulk silicon 10 described in reference to FIGS. 1A, 1B and other of the attached figures. Operations in the flow 200 may then, at 204 , form a portion of bulk Si into a fin stack, or a plurality of fin stacks. Each fin stack may include a doped Si fin base and, on the doped Si fin base, a lightly doped in-process SiGe fin.
- One flow of example operations at 204 is shown on FIG. 20 , and that one flow will be later described in further detail. Referring to FIGS. 13 and 14 , one example structure formed at 204 may be the in-process structure 130 , with the doped Si fin base 66 and lightly doped SiGe in-process fin 122 .
- operations in the flow may include, at 206 , forming dummy gates and spacers.
- the example dummy gate 152 and gate spacer 172 may be an example of structure formed at 206 .
- a next operation in the flow 200 may be, at 208 , growing an epi layer, of a material that includes boron, on source and drain outer surfaces of the lightly doped SiGe in-process fin formed at 204 .
- operations at 208 may include an epi pre-cleaning, for example, to remove oxides deposited on the source and drain outer surfaces during the formation of the dummy gates or other operations.
- the removal of the oxide layer 162 as shown in expanded views VA and VB, may reflect one example of pre-cleaning operations at 208 .
- operations in the flow 200 may include, at 210 , an annealing to diffuse boron from that epi layer into the source region and drain region, to effectively dope these regions with boron.
- annealing operations forming the boron doped SiGe source region 182 and the boron doped drain SiGe region 184 may reflect one example of operations at 210 .
- the operations at 208 and 210 may be collectively referred to as examples of in-situ doping boron in the drain region and in the source region of the lightly doped SiGe in-process fin to form an end-process lightly doped SiGe active fin, with B-doped source and drain regions.
- the end-process lightly doped SiGe active fin, with B-doped source and drain regions may also include a SiGeB source epi layer (e.g., FIG. 18, 174A ) and a SiGeB drain epi layer (e.g., FIG. 18, 174B ), which can operate as source and drain contacts respectively.
- Example operations in the flow 200 may, after the annealing at 210 , end the flow at 212 .
- FIG. 20 shows one example flow of operations that may be performed at, or associated with 204 .
- Operations at 204 may start at 214 with depositing a dielectric layer on a top surface of the bulk Si, and implanting a lightly doped fin layer and underlying ground plane in the bulk Si.
- one example of operations at 214 may be the described deposition of the dielectric layer 22 and implanting, through the dielectric layer, the lightly doped Si layer 32 above the doped ground plane layer 34 .
- a nitride layer may be formed, for example, on the dielectric layer and on the nitride layer, and a fin pattern hard mask may be disposed, for example, as described in reference to FIGS. 4 and 5 .
- operations in the flow performing at 204 may include, at 218 , etching trenches in the structure formed at 214 , using the fin pattern hard mask formed at 216 , to form fin stacks.
- each fin stack may have an in-process lightly doped Si fin on a doped Si fin base, such as the in-process fin stacks 64 described in reference to FIG. 6 .
- Example operations in the flow at 204 may include a depositing, at 220 , of silicon isolation material in the trenches, and etching a top surface of the silicon isolation material to expose (or expose all except for a lower portion of) the in-process Si fins for Si-to-SiGe conversion, as described, for example, in reference to FIGS. 7-11 .
- operations in the flow performed at 204 may include, at 222 , converting the lightly doped Si in-process fins formed at 220 to lightly doped SiGe in-process fins.
- the operations reflected by forming the FIG. 12 lightly doped SiGe in-process fins 122 may be one example of operations performed at 222 .
- an etching of the silicon isolation material may be performed, to lower the upper surface of the silicon isolation material to a final height, e.g., the upper surface 72 F described in reference to FIG. 13 , for the epi growth and boron drive-in operations at 208 and 210 .
- FIG. 21 illustrates an exemplary wireless communication system 300 in which one or more embodiments of the disclosure may be advantageously employed.
- FIG. 21 shows three remote units 320 , 330 , and 350 and two base stations 340 .
- the remote units 320 , 330 , and 350 include integrated circuit or other semiconductor devices 325 , 335 and 355 (including on-chip voltage regulators, as disclosed herein), employing stressed fin NMOS FinFET devices, for example, as described in reference to FIGS. 1A-1D and 2A-2G .
- FIG. 21 shows forward link signals 380 from the base stations 340 and the remote units 320 , 330 , and 350 and reverse link signals 390 from the remote units 320 , 330 , and 350 to the base stations 340 .
- the remote unit 320 is shown as a mobile telephone
- the remote unit 330 is shown as a portable computer
- the remote unit 350 is shown as a fixed location remote unit in a wireless local loop system.
- the remote units may be any one or combination of a mobile phone, hand-held personal communication system (PCS) unit, portable data unit such as a personal data assistant (PDA), navigation device (such as GPS enabled devices), set top box, music player, video player, entertainment unit, fixed location data unit such as meter reading equipment, or any other device that stores or retrieves data or computer instructions, or any combination thereof.
- FIG. 21 illustrates remote units according to the teachings of the disclosure, the disclosure is not limited to these exemplary illustrated units. Embodiments of the disclosure may be suitably employed in any device having active integrated circuitry including memory and on-chip circuitry for test and characterization.
- the foregoing disclosed devices and functionalities may be designed and configured into computer files (e.g., RTL, GDSII, GERBER, etc.) stored on computer readable media. Some or all such files may be provided to fabrication handlers who fabricate devices based on such files. Resulting products include semiconductor wafers that are then cut into semiconductor die and packaged into a semiconductor chip. The chips are then employed in devices described above.
- computer files e.g., RTL, GDSII, GERBER, etc.
- a software module may reside in RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art.
- An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor.
Abstract
A portion of a bulk silicon (Si) is formed into a fin, having a fin base and, on the fin base, an in-process fin. The fin base is doped Si and the in-process fin is silicon germanium (SiGe). The in-process SiGe fin has a source region and a drain region. Boron is in-situ doped into the drain region and into the source region. Optionally, boron is in-situ doped by forming an epi-layer, having boron, on the drain region and on the source region, and drive-in annealing to diffuse boron in the source region and the drain region.
Description
- The present application is a divisional of U.S. patent application Ser. No. 14/495,562, entitled “METHOD AND APPARATUS FOR SOURCE-DRAIN JUNCTION FORMATION IN A FINFET WITH IN-SITU DOPING,” filed Sep. 24, 2014, assigned to the assignee hereof, the contents of which are hereby expressly incorporated by reference in their entirety.
- The present application generally relates to transistor structure and, more particularly, to FinFET devices.
- Source-Drain (S/D) doping in scaled Si channel based bulk FinFET devices can be built by embedding highly in-situ doped epilayers into recessed S/D areas of a transistor. The in-situ doped epilayers, according to their structure and material, are able to efficiently introduce strain into the Si channel and dopants into the S/D junctions. The combination of the introduced strain and the dopants can provide increased channel mobility, improved short channel behavior and reduced parasitic S/D resistance.
- The introduction of strain by in-situ doped epilayers may not obtain such mobility benefit in SiGe channel based FinFETs. For example, a SiGe channel has inherent strain even without any S/D epitaxy. Recessing Source-Drain may result in partial elastic SiGe strain relaxation in the channel region. However, SiGe FinFET devices can still require sufficiently high and conformal junction doping levels over the entire height of the SiGe channel.
- The following summary touches on certain examples in accordance with one or more exemplary embodiments. The summary is not a defining overview of all exemplary embodiments or contemplated aspects. The summary is not intended to prioritize or even identify key elements of all aspects, and is not intended to limit the scope of any embodiment or any aspect of any embodiment.
- Disclosed methods can fabricate a FinFET, for example in bulk silicon (Si), and example operations can include forming a fin stack in a portion of the bulk Si, the fin stack may include a fin base and, on the fin base, a silicon germanium (SiGe) in-process fin, and further operations may include in-situ boron doping a region of the SiGe in-process fin.
- In an aspect, disclosed methods can include, in the in-situ boron doping of the region of the SiGe in-process fin, operations of depositing an epi layer, configured such that the epi layer may comprise boron, and to form the epi layer on at least a portion of an outer surface of the SiGe in-process fin, followed by applying a drive-in annealing. In a further aspect, the drive-in annealing may be configured to diffuse boron from the epi layer into the region of the SiGe in-process fin.
- In an aspect, disclosed methods can include example operations in forming the fin stack being configured to form the SiGe in-process fin as a lightly doped SiGe in-process fin.
- Example apparatuses according to various exemplary embodiments can include bulk silicon, having etched trenches spaced apart by a fin stack, the fin stack having a doped Si fin base and, on the doped Si fin base, a lightly doped in-process SiGe fin. In an aspect, example apparatuses can include an epi layer, and the epi layer may be on an outer surface of the lightly doped in-process SiGe fin. In an aspect, the epi layer may comprise SiGeB. In a further aspect, the lightly doped in-process SiGe fin may include a source region and a drain region, and the epi layer, for example the SiGeB epi layer may be on, or may cover an outer surface of the drain region, and an outer surface of the source region.
- Example apparatuses according to other exemplary embodiments can include a fin stack, and the fin stack may comprise a doped Si fin base and, on the doped Si fin base, a SiGe fin having a source region and a drain region. In an aspect, example apparatuses can include means for in-situ doping the source region with boron and in-situ doping the drain region with boron. In an aspect, means for in-situ doping the source region with B and in-situ doping the drain region with boron may be configured to receive an annealing heat and, in response, to diffuse boron into the drain and region and into the source region.
- Example apparatuses according to other exemplary embodiments can include a stack having a Si fin base and, on the doped Si fin base, a SiGe fin, and the SiGe fin may include a boron doped source region and a boron doped drain region. In an aspect, example apparatuses can include an epi layer, which may on at least a portion of an outer surface of the boron doped source region, or an outer surface of the boron doped drain region, or both, and the epi layer may comprise SiGeB.
- The accompanying drawings are presented to aid in the description of embodiments of the disclosure and are provided solely for illustration of the embodiments and not limitation thereof.
-
FIG. 1A shows a top projection view of one example starting bulk silicon. -
FIG. 1B shows a front cross-sectional view of the one example starting bulk silicon, on theFIG. 1A cut-plane 2-2. -
FIG. 2 is a front cross-sectional view reflecting a depositing of an example dielectric layer on a surface of theFIG. 1A-1B bulk silicon, in operations further to one example fabrication process. -
FIG. 3 is a front cross-sectional view reflecting doping operations to form, under the dielectric layer of theFIG. 2 in-process structure, a lightly doped Si layer above a doped ground plane Si layer, further to one example fabrication process. -
FIG. 4 is a front cross-sectional view reflecting a depositing, on the dielectric layer of theFIG. 3 in-process structure, a nitride layer and, on the nitride layer, a hard mask layer, in operations further to one example fabrication process. -
FIG. 5 is a front cross-sectional view reflecting a patterning, in the hard mask layer of theFIG. 4 in-process structure, of a patterned hard mask for subsequent etching in-process fin stacks, in operations further to one example fabrication process. -
FIG. 6 is a front cross-sectional view reflecting an etching of in-process fin stacks using the patterned hard mask shown formed inFIG. 5 , in operations further to one example fabrication process. -
FIG. 7 shows a perspective view reflecting silicon isolation filling and planarizing of theFIG. 6 in-process structure, in operations further to one example fabrication process. -
FIG. 8 is cross-sectional view, on theFIG. 7 cut-plane 3-3, of the in-process structure shown by that figure. -
FIG. 9 is a cross-sectional view, reflecting etching the silicon isolation material of theFIG. 8 in-process structure, leaving exposed nitride layer portions on in-process fin stacks, in operations further to one example fabrication process. -
FIG. 10 is a cross-sectional view reflecting removing exposed nitride layer portions of theFIG. 9 in-process fin stacks, in operations further to one example fabrication process. -
FIG. 11 shows a cross-sectional view reflecting an etching the oxide fill of the -
FIG. 10 in-process structure, in operations further to one example fabrication process. -
FIG. 12 shows a cross-sectional view reflecting conversion, from Si into SiGe, of lightly doped in-process Si fins at the upper portion of theFIG. 11 in-process fin stacks, to form a plurality of lightly doped SiGe in-process fins, in operations further to one example fabrication process. -
FIG. 13 shows a cross-sectional view reflecting further etching into a temporary top surface of the oxide fill surrounding theFIG. 12 the lightly doped SiGe in-process fins, in operations further to one example fabrication process. -
FIG. 14 shows a perspective view of theFIG. 13 in-process structure. -
FIG. 15 shows a perspective view, reflecting a forming of a dummy gate over respective gate regions of theFIGS. 13 and 14 lightly doped SiGe fins. -
FIG. 16 is a front projection view of theFIG. 15 in-process structure, seen from that figure's projection plane 4-4, with an expanded view of one lightly doped SiGe in-process fin, showing an oxide layer and a cleaning to remove the same and expose outer surfaces of the source and drain regions -
FIG. 17 shows a perspective view of a next in-process structure, resulting from applying a gate spacer patterning, and applying an SiGeB epi growth process to form an SiGeB epi layer covering the exposed outer surfaces of the source and drain regions. -
FIG. 18 shows a perspective view of an end-process structure, obtained by applying a drive-in annealing to theFIG. 17 in-process structure, to drive in B from the SiGeB epi layer, into the source and drain regions, forming B implanted SiGe source and drain regions, respectively covered with conductive SiGeB epi layer, in operations further to one example process. -
FIG. 19 is a partial cut-away ofFIG. 18 . -
FIG. 20 a high-level logical flow diagram of example operations in part of one or more processes in accordance with various exemplary embodiments. -
FIG. 21 shows a functional schematic of one example system of communication and computing devices having combinations of stressed fin NMOS FinFET devices in accordance with one or more exemplary embodiments. - Aspects of the disclosure are disclosed in the following description and related drawings directed to specific embodiments of the disclosure. Alternate embodiments may be devised without departing from the scope of the disclosure. Additionally, well-known elements of the disclosure will not be described in detail or will be omitted so as not to obscure the relevant details of the disclosure.
- The word “exemplary” is used herein to mean “serving as an example, instance, or illustration.” Any embodiment described herein as “exemplary” is not necessarily to be construed as preferred or advantageous over other embodiments. Likewise, the term “embodiments of the disclosure” does not require that all embodiments of the disclosure include the discussed feature, advantage or mode of operation.
- The terminology used herein is for describing particular examples illustrating various embodiments, and is not intended to be limiting of embodiments of the disclosure. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be understood that the terms “comprises”, “comprising,” “includes” and/or “including”, when used herein, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- Further, many embodiments are described in terms of sequences of actions to be performed or controlled by, for example, elements of a computing device. It will be recognized that various actions described herein can be performed by specific circuits (e.g., application specific integrated circuits (ASICs)), by program instructions being executed by one or more processors, or by a combination of both. Additionally, these sequences of actions described herein can be embodied entirely within any form of computer readable storage medium having stored therein a corresponding set of computer instructions that upon execution would cause an associated processor to perform the functionality described herein. Thus, the various aspects of the disclosure may be embodied in a number of different forms, all of which have been contemplated to be within the scope of the claimed subject matter. In addition, for each of the embodiments described herein, the corresponding form of any such embodiments may be described herein as, for example, “logic configured to” perform the described action.
- Methods according to various exemplary embodiments can provide fabricating a FinFET on a bulk silicon, through operations that can include forming a fin stack, in a portion of the bulk silicon, such that the fin stack has a fin base and, on the fin base, a silicon germanium (SiGe) in-process fin. In an aspect, methods according to various exemplary embodiments can further include in-situ boron doping a region of the SiGe in-process fin. In an aspect, in-situ boron doping the region of the SiGe in-process fin can include depositing an epi layer, the epi layer comprising boron. The epi layer may be formed on an outer surface of the SiGe in-process fin. In an aspect, the epi layer may comprise SiGeB. In an aspect, in-situ boron doping region of the SiGe in-process fin can further include applying a drive-in annealing, and the drive-in annealing may be configured to diffuse boron from the epi layer into the region of the SiGe in-process fin. In a further aspect, the fin base may be a Si fin base.
- In an aspect, methods for fabricating a FinFET according to various exemplary embodiments may form the SiGe in-process fin as a lightly doped SiGe in-process fin.
- In an aspect, the SiGe in-process fin may have a source region and a drain region. For example, the source region may be at one end of the SiGe in-process fin and the drain region may be at the other, opposite, end of the SiGe in process fin. In a related aspect, in-situ boron doping may be configured to in-situ boron dope at least a portion of the source region and at least a portion of the drain region. Examples according to this aspect can include forming the epi layer, for example as a SiGeB epi layer on an outer surface of the source region and on an outer surface of the drain region. Operations such as drive annealing may then be applied, to diffuse boron from the epi layer into the source region and into the drain region, resulting in a boron-doped source region, and a boron-doped drain region.
- In an aspect, an epi layer that contains boron, such as the described SiGeB epi layer can provide novel means for in-situ boron doping the source region and in-situ boron doping the drain region. Such means can be viewed as a novel means for receiving an external heat, for example, a drive-in annealing heat and, in response, diffusing boron into the source region and into the drain region.
-
FIG. 1A shows a top projection view of one example of a starting bulk silicon 10 (hereinafter “bulk Si” 10). It will be understood that the structure visible inFIG. 1A as thebulk Si 10 may be a region or area of a larger bulk silicon (not explicitly visible inFIGS. 1A and 1B ), e.g., a region of a die, or of a wafer prior to dicing into multiple dies. -
FIG. 1B shows a front cross-sectional view of thebulk Si 10, viewed on theFIG. 1A cut-plane 2-2. Referring toFIG. 1B , thebulk Si 10 has atop surface 10T. It will be understood “top surface 10T” is an arbitrary label, and that “top,” in the context of “top surface 10T” carries no meaning or limitation regarding orientation with respect to any external reference. A bottom reference line “BT” demarcates an arbitrary depth position in thebulk Si 10. The bottom reference line BT may, but does not necessarily, represent a bottom surface of thebulk Si 10. -
FIG. 2 is a front cross-sectional view of an in-process structure 20 formed by depositing adielectric layer 22 on thetop surface 10T of theFIG. 1A- 1B bulk Si 10. As will be understood by persons of ordinary skill upon reading this disclosure, operative aspects of thedielectric layer 22 can include relief of a stress that may result from subsequent depositing of a silicon nitride (SiN) layer (not visible inFIG. 2 ). In an aspect, operative aspects of thedielectric layer 22 may also include protection of channel material during subsequent forming, in order of depth under thetop surface 10T, a light doped layer (not visible inFIG. 2 ) above a doped ground plane layer (not visible inFIG. 2 ). - The
dielectric layer 22 may be formed, for example, of SiOx, with a thickness D1. Regarding selection of a range for D1, various considerations will become apparent to persons of ordinary skill upon reading the present disclosure. For example, it will become apparent that if D1 is selected overly thin there may be possibility of thedielectric layer 22 providing less than desired relief of stress from subsequent depositing (not visible inFIG. 2 ) the silicon nitride. Another consideration in selecting the range of D1 that will become apparent to such persons upon reading this disclosure is that if D1 is too thick, there may be a resulting unwanted blockage of implant operations in the forming, under thetop surface 10T, of a later described lightly doped layer (not visible inFIG. 2 ) above a doped ground plane layer (not visible inFIG. 2 ). Another consideration in selecting the range of D1 that will become apparent to such persons upon reading this disclosure is that if D1 is too thick, there may be a possibility of unwanted erosion during later-described fin patterning operations. On these and other considerations that will become apparent to persons of ordinary skill upon reading the present disclosure, selecting a range for D1 for given applications may be readily performed, without undue experimentation. As one illustrative example, one contemplated range of thicknesses D1 that may be used in certain applications may include a thickness that is approximately 10% of the thickness of the silicon nitride layer (not visible inFIG. 2 ). It will be also be understood that this illustrated example range of 10% is only one example, and is not intended to limit scope of any embodiments or aspects thereof. -
FIG. 3 is a front cross-sectional view of a next in-process structure 30, reflecting doping operations to form, to a depth D2 under thetop surface 10T, a lightly dopedSi layer 32 and, under the lightly doped layer, a dopedground plane layer 34 having a thickness D3. - For purposes of this description, “lightly doped,” in the context of “lightly doped
Si layer 32,” can include non-zero doping that does not result in substantive change in electrical performance relative to the bulk Si. Persons of ordinary skill will understand upon reading this disclosure that numerical values of “lightly doped” within this meaning may be application specific. For purposes of illustration, and without limiting the scope of “lightly doped” as used in this description,” one example range may include approximately 1E17 at/cm3. - It will be understood that numerical values that constitute “doped,” in the context of “doped
ground plane layer 34,” may be application specific. Persons of ordinary skill in the art, though, upon reading this disclosure, can readily determine ranges of numerical values that constitute “doped,” in the context of “dopedground plane layer 34, without undue experimentation. For example, such persons will appreciate, upon reading this disclosure, that numerical values corresponding to “doped” may be limited or constrained, at a lower end, by values below which there may be an unacceptable inefficiency in ground plane function. Such persons will also appreciate, upon reading this disclosure, that numerical values corresponding to “doped” may be limited or constrained, at an upper end, by values above which one or more undesired effects, e.g., excess channel doping in later formed, lightly doped SiGe active fins (not visible inFIG. 3 ) may result. For purposes of illustration, and without limiting the scope of “doped” as used in association with “dopedground plane layer 34,” one example range of “doped” may span from less than approximately 1E18 at/cm3, and may extend up to and beyond 5E18 at/cm3. - Regarding techniques for forming the doped
ground plane layer 34 and the lightly dopedSi layer 32, persons of ordinary skill in the art, upon reading the present disclosure, can readily adapt various known, conventional doping techniques without undue experimentation. For example, such persons, upon reading the present disclosure, can configure conventional doping techniques to form the dopedground plane layer 34, and to form the lightly dopedlayer 32 as incidental to the forming of the dopedground plane layer 34, as opposed to being a separate processing step. More particularly, in one example, conventional doping techniques (not specifically visible inFIG. 3 ) may be configured to obtain a desired peak concentration over a range of depth from D2 to D2+D3 below thesurface 10T. Persons of ordinary skill in the art, upon reading the present disclosure, can configure such conventional doping techniques to provide that retrograde doping profile, i.e., having the desired peak concentration over a range of depth from D2 to D2+D3 below thesurface 10T, and a light doping tail over D2. Such configuration of conventional doping techniques may provide the dopedground plane layer 34 and the lightly dopedlayer 32 in one implant step. Persons of ordinary skill in the art will also understand, upon reading this disclosure, that two or more conventional-technique implant steps may be adapted to obtain a desired doping for the dopedground plane layer 34 and the lightly dopedSi layer 32. - Regarding ranges of numerical values for D3, considerations in specifying D3 will become apparent to persons of ordinary skill in the art upon reading the present disclosure, by which such persons can, given an application, specify an appropriate range for D3 without undue experimentation. For example, persons of ordinary skill in the art will understand, upon reading this disclosure, that operations of the doped
ground plane layer 34 can include prevention of, or preventing a possibility of a creation of, a parasitic sub-fin leakage path under the SiGe active fin of the end product. Such persons will also appreciate, upon reading this disclosure, that operations of the dopedground plane layer 34 can include providing electrical isolation of NFET and PFET regions (not explicitly visible inFIG. 3 ). For purposes of illustration, and without limiting the scope of any embodiments, one example range of D3 may encompass and include a range extending down to 30 nm, for purposes of suppressing sub-fin leakage under the SiGe active fin of the end product. Persons of ordinary skill in the art will also understand that well doping for NFET and PFET isolation may extend down to an STI oxide bottom which can include, but is not limited to, 100-150 nm. - Regarding ranges of numerical values for the thickness D2, persons of ordinary skill in the art will understand upon reading this disclosure that such numerical values can depend, at least in part, on the specified height (not explicitly visible in
FIG. 3 ) of the end product's SiGe active fin (not specifically visible inFIG. 3 ) which will be described in greater detail in later paragraphs. For example, in an aspect, the thickness D2 may be selected to be close to or slightly deeper than the specified height of the end product's SiGe active fin. Persons of ordinary skill in the art will understand upon reading this disclosure that a potential result of an overly small D2 could be a portion of the end product's SiGe active fin remaining in an off state, i.e., a potential reduction in on-state current. Such persons will also understand upon reading this disclosure that one potential result of an overly large D2 may be the dopedground plane layer 34 having such distance from the end product's SiGe active fin as to adversely affect its operation of prevention of sub-fin leakage. For purposes of illustration, and without limiting the scope of embodiments, one example range of D2 may encompass and include a range extending from less than 30 nm and up to and exceeding 60 nm. - It will be understood that doping operations may form a gradient transition between the lightly doped
Si layer 32 and the dopedground plane layer 34, as opposed to a step boundary. Persons of ordinary skill will understand upon reading this disclosure that such a gradient may depend in part on the technique selected for forming the dopedground plane layer 34. For example, such persons will appreciate upon reading this disclosure that the dopedground plane layer 34 may be formed by implantation, and will understand that implantation may form a more extended gradient than other techniques. - In an aspect, operations may include forming a fin-pattern hard mask on the above-described in-process structure having the lightly doped
Si layer 32 upon the dopedground plane layer 34, the fin-pattern hard mask formed as a top projection plan of one or more fins. Operations may include applying an etching process, using the fin-pattern hard mask, to the lightly dopedSi layer 32 and to the dopedground plane layer 34, to form one or more fin stacks. The fin stacks will include a fin base formed of a portion of the dopedground plane layer 34 and, on the fin base, an in-process lightly doped Si fin formed of a portion of the lightly dopedSi layer 32. In an aspect, the fin-pattern hard mask and etching process may be configured to form a single fin stack. In a further aspect, the fin-pattern hard mask and etching process may be configured to form a plurality of fin stacks, for example, a set of parallel fin stacks, spaced apart by a fin pitch. One example of operations in forming a fin-pattern hard mask will be described in reference toFIGS. 4 and 5 . -
FIG. 4 is a front cross-sectional view of an in-process structure 40, reflecting a depositing, on thedielectric layer 22 of theFIG. 3 in-process structure 30, of anitride layer 42 and, on thenitride layer 42, ahard mask layer 44, in operations further to one embodiment. Referring toFIG. 4 , thenitride layer 42 may have a depth D4, and thehard mask layer 44 may have a thickness D5. In an aspect, subsequent operations (not visible inFIG. 4 ) can form a fin pattern (not visible inFIG. 4 ) in thehard mask layer 44, and can utilize thenitride layer 42 to transfer that fin pattern into fin stacks (not visible inFIG. 4 ), for example, by anisotropic dry etching. Referring toFIG. 4 , thehard mask layer 44 is visibly represented as a single layer. The visible representation as a single layer, though, is not intended to limit thehard mask 44 to a single layer structure. Instead, embodiments contemplate structures implementing thehard mask layer 44 as comprising a stack of multiple hard mask layers (not separately visible inFIG. 4 ) on the nitride layer Conventional hard mask techniques using such stacked hard mask layers, for example, Spacer Defined Double and Quadruple Patterning (SADP, SAQP) are known to persons of ordinary skill in the art. Such conventional hard mask techniques can be configured by such persons having possession of the present disclosure to practice in accordance with exemplary embodiments, without undue experimentation and, therefore, further detail description is omitted. - Regarding selection of respective numerical ranges for D4 and D5, persons of ordinary skill, given an application and having view of the present disclosure, can readily determine such numerical ranges through use of general convention engineering methodologies and knowledge of conventional hard mask and etching techniques that such persons possess, without undue experimentation. Regarding D4, for purposes of illustration, and without limiting the scope of embodiments, one example range of numerical values that may be used may encompass, but is not limited to, approximately ⅓ of the STI depth (not explicitly visible in
FIG. 4 ). One specific example range of numerical value for D4 that may be used may encompass and include a range extending from less than 25 nm and up to and exceeding 40 nm. Regarding D5, considerations that will become apparent to persons of ordinary skill in the art upon reading this disclosure, for specifying or selecting a range of numerical values D5, is that the values may be comparable to or, in one aspect, slightly larger than D4. More particularly, it will become apparent to such persons that it may be, but is not necessarily preferable, that at least a small portion of thehard mask layer 44 remain atop thenitride layer 42 at the end of the fin etching. One specific example range of numerical value for D5 that may be used, for example, together with the described specific example range for D4, may encompass and include a range extending from less than 30 nm and up to and exceeding 40 nm. -
FIG. 5 is a perspective view of an in-process structure 50 reflecting a patterning, in thehard mask layer 44 of theFIG. 4 in-process structure 40, to form a fin patternedhard mask 52 for subsequent etching of a plurality of fins (not explicitly visible inFIG. 5 ), in operations further to one embodiment. The patternedhard mask 52 includes, for purposes of illustration, six fin hard masks, of which the finhard mask 54 is one representative example. It will be understood that six is only one example quantity of fin hard masks forming a patterned hard mask such as the fin patternedhard mask 52, and is not intended to limit any embodiments or aspects of the same. For example, alternative patterned hard masks (not explicitly visible inFIG. 5 ) may have seven or more, or five or less fin hard masks, or may have just one fin hard mask. Referring toFIG. 5 , the fin patternedhard mask 52 shows all six of the fin hard masks having the same width D6 and length D7. However, this is only for purposes of example, as alternatives are contemplates that may form different ones of the fin patterned hard masks with respectively different widths and lengths. Similarly, the fin patternedhard mask 52 shows all six of the fin hard masks equally spaced by a fin pitch D8, but this is only for purposes of example, as alternatives are contemplated that may form fin hard masks spaced apart by varying fin pitches. -
FIG. 6 is a perspective view of an in-process structure 60 reflecting an etching oftrenches 62 in theFIG. 5 in-process structure 50 to form in-process fin stacks 64 using the fin patternedhard mask 52, followed by a removal of that fin patternedhard mark 52. Referring toFIG. 6 , one example etching can etch thetrenches 62 through the nitride (e.g., Si3N4)layer 42, through thedielectric layer 22, through the lightly dopedSi layer 32, and into the dopedground plane layer 34. Such example etching can etch the trenches to a total depth D9, measured from the top surface (shown but not separately numbered) of the lightly dopedSi layer 32 to arecess bottom surface 34T in the dopedground plane layer 34. Thetrenches 62 may include correspondingrecesses 62A etched into the dopedground plane layer 34. The in-process fin stacks 64 each include, in ascending order starting from therecess bottom surface 34T, afin base 66 and, on a top surface of thefin base 66, an in-process silicon fin 68. It will be appreciated that thefin base 66 of each of the in-process fin stacks is a portion of the dopedground plane layer 34 between the respective pair of thetrenches 62, and that the in-process Si fin 68 is a portion of the lightly dopedSi layer 32 between the respective pair of trenches. The in-process fin stacks 64 can each include a temporary cap CP, wherein the temporary cap CP a remaining portion of thedielectric layer 22 and, on the remaining portion ofdielectric layer 22, a remaining portion of the Si3N4 layer. - In an aspect, operations further to methods according to various exemplary embodiments may include filling each of the respective pair of trenches with a Si isolation material, to a height that provides a Si isolation material intermediate upper surface. Further to this aspect, the filling may be configured so that the height of the Si isolation material intermediate upper surface leaves an exposed outer surface of the lightly doped in-process Si fin. In another aspect, the filling of each of the respective pair of trenches may include filling to a height greater than that of the intended Si isolation material surface, followed by an etching to the intended height. In a further aspect, the filling to a height greater than that of the intended Si isolation material upper surface may include filling to a height of the in-process fin stacks, followed by a planarizing and then an etching.
-
FIG. 7 shows a perspective view of one in-process structure 70, reflecting removal of the patternedhard mask 52 and deposition of an oxide filling 72 into thetrenches 62 of theFIG. 6 in-process structure 60, followed by planarizing, in operations further to one example fabrication process. Referring toFIG. 7 , the planarizing may form a temporary upperplanar surface 72T. -
FIG. 8 is cross-sectional view, on theFIG. 7 projection plane 3-3, of the in-process structure 70 shown by that figure. -
FIG. 9 is a cross-sectional view of an in-process structure 90, reflecting etching the oxide fill of theFIG. 8 in-process structure, leaving exposednitride layer portions 92, in operations further to one example fabrication process. -
FIG. 10 is a cross-sectional view of an in-process structure 100 reflecting removing the exposednitride layer portions 92 of theFIG. 9 in-process structure 90, and forming another temporary planartop surface 72L of the oxide filling 72, in operations further to one example fabrication process. Referring toFIG. 10 ,portions 102 of thedielectric layer 22, formed as shown inFIG. 2 , remain on the respective tops (shown but not separately labeled) of each of the in-process fin stacks (labeled by reference number “64” inFIG. 6 , visible but not labeled onFIG. 10 ). -
FIG. 11 shows a cross-sectional view of another in-process structure 110, reflecting an etching into the temporary planartop surface 72L of the oxide fill 72 of theFIG. 10 in-process structure 100, to form a new temporarytop surface 72R. The new temporarytop surface 72R is at a height that exposes anupper portion 68U of each of the in-process fin stacks 64, in operations further to one example fabrication process. Anenlarged area 110A shows that a bottom orlower portion 68L of each of the in-process Si fin 68 is under atop surface 72R. In another aspect (not explicitly visible inFIG. 10 ), thetop surface 72R may be etched to fully expose the in-process Si fin 68. In other words, the etching of the oxide fill 72 of theFIG. 10 in-process structure 100 lowers the height of the upper surface of the remainder of the oxide fill 72 to a new temporarytop surface 72R that exposes all, or all except for abottom portion 68L of the in-process Si fin 68. - In an aspect, after etching of the oxide fill 72 of the
FIG. 10 in-process structure 100 to expose all, or all except for abottom portion 68L of the in-process Si fin 68. The exposure of all, or all except for abottom portion 68L of the in-process Si fin 68 can enable, in an aspect, conversion of the all, or substantially all of the in-process Si fin 68 into an in-process SiGe fin (not explicitly visible inFIG. 11 ). -
FIG. 12 shows a cross-sectional view of an in-process structure 120 produced by converting the lightly doped Si material under and within the exposedupper portions 68U of theFIG. 11 in-process Si fins 68 to SiGe, in operations further to one example fabrication process. This conversion forms a plurality of lightly doped in-process SiGe fins 122 - In an aspect, the height of the Si isolation intermediate upper surface may be an intermediate height, wherein the intermediate height may be above a boundary between an upper surface of the fin base and a lower surface of the in-process Si fin. In a further aspect, after converting all, or all except for a lower portion, of the in-process lightly doped Si fins to in-process lightly doped SiGe fins, a final etching may be applied to the Si isolation intermediate upper surface to form an Si isolation final upper surface, wherein the Si isolation final upper surface has a final height. In an aspect, the final height may be such that an upper portion of the fin base projects above the Si isolation.
-
FIG. 13 shows a cross-sectional view of an in-process structure 130, reflecting further etching into the temporarytop surface 72R, to form a finaltop surface 72F of the oxide fill 72, surrounding theFIG. 12 in-process fin stacks, in operations further to one example fabrication process. The oxide fill 72 can provide silicon isolation in the end-process device, as will be understood by persons of ordinary skill upon reading this disclosure. -
FIG. 14 shows a perspective view of theFIG. 13 in-process structure 130. - In an aspect, methods according to various exemplary embodiments may include forming a dummy gate, prior to depositing the epi layer on the outer surface of the source region and on the outer surface of the drain region. In an aspect, the dummy gate may cover an outer surface of the gate region of the lightly doped SiGe in-process fin.
-
FIG. 15 shows a perspective view of an in-process structure 150, reflecting a forming of adummy gate 152 over respective gate regions (visible but not separately labeled) of the lightly doped SiGe in-process fins 122 of theFIG. 13 in-process structure 130. The forming of thedummy gate 152 may include adummy gate mask 154. The forming of thedummy gate 152 may be according to conventional techniques for forming dummy gates as used in conventional FinFET fabrication process. Such conventional techniques, which are known to persons of ordinary skill in the art, can be readily applied by such persons upon reading the present disclosure, to practice the exemplary embodiments without undue experimentation and, therefore, further detailed description is omitted. -
FIG. 16 is a front projection view of theFIG. 15 in-process structure 150, seen from that figure's projection plane 4-4. Expanded view VA shows anoxide layer 162 on a visible (source or drain) end of the lightly doped SiGe in-process fins 122 formed, for example, incidental to conventional techniques operations that may be applied to form thedummy gate 152. It will be understood that an oxide layer such as theoxide layer 162 may likewise form on the visible ends (inFIG. 16 ) of the other five lightly doped SiGe in-process fins 122. It will be similarly understood that an oxide layer such as theoxide layer 162 may form on the opposite (not visible inFIG. 16 ) ends of all six of the lightly doped SiGe in-process fins 122. Referring toFIG. 16 , expanded view VB shows the visible end (source or drain) of the lightly doped SiGe in-process fin 122 appearing in expanded view VA, after applying an epi pre-cleaning to exposeouter surfaces 122S. It will be understood epi cleaning operations applied to exposeouter surfaces 122S may similarly expose outer surfaces on the ends of the other five lightly doped SiGe in-process fins 122 that are visible inFIG. 16 . Likewise, epi pre-cleaning operations applied to exposeouter surfaces 122S may expose the outer surfaces at the opposite ends (not visible inFIG. 16 ) of all six lightly doped SiGe in-process fins 122. - It will be understood that techniques that may be applied for forming the
dummy gate 152 are not necessarily specific to the exemplary embodiments. For example, thedummy gate 152 may be formed by techniques, presently known or later discovered, that may not form an oxide layer such as theoxide layer 162. It will be understood that practices according to the exemplary embodiments employing such techniques, if any, that do not form an oxide layer such as theoxide layer 162 may omit, or reduce or modify application of epi pre-cleaning or other oxide removal operations as illustrated by expanded views VA and VB. -
FIG. 17 shows a perspective view of a next in-process structure 170, resulting from applying a gate spacer patterning to form agate spacer 172, and applying a SiGeB epi growth process to form aSiGeB epi layer 174. The SiGeB epi growth process may be configured to form theSiGeB epi layer 174 in a manner covering the exposed outer surfaces (e.g. 122S visible in theFIG. 16 expanded view VB) of the source and drain regions. In an aspect, the SiGeB epi growth process forming theSiGeB epi layer 174 may be a portion of novel in-situ boron doping methods according to, and provided by, various exemplary embodiments, as will be later described in further detail. Further to this in-site boron doping aspect, a drive-in annealing (not visible inFIG. 17 ) may be applied to theFIG. 17 in-process structure, to diffuse boron from theSiGeB epi layer 174 into the source regions, and into drain regions of the SiGe in-process fins 122, to form a boron-doped SiGe source region and boron-doped SiGe drain region (not yet formed in the snapshot reflected byFIG. 17 ). - Regarding the concentration of boron in the
SiGeB epi layer 174, persons of ordinary skill in the art, upon reading the present disclosure, will understand factors on which that concentration may depend. For example, such persons will understand, upon reading the present disclosure, that the range of boron concentration in theSiGeB epi layer 174 can depend at least in part, on the desired range of boron dopant concentration in the source and drain regions that may be obtained through subsequent drive-in anneal process. Persons of ordinary skill in the art, upon reading the present disclosure and being provided, or selecting, application-specific parameters (e.g., geometry of the end product FinFET, target performance of the end product FinFET) can readily determine that the corresponding range of boron dopant for theSiGeB epi layer 174, without undue experimentation, by applying standard engineering methodologies such persons know, to concepts and examples disclosed herein. For purposes of illustration, one example range of boron concentration that may be used in forming a SiGeB epi layer such as theSiGeB epi layer 174, for some applications, may span from, for example, less than 1E20 at/cm3 and may encompass, for example, greater than 2E20 at/cm3. It will be understood that this example range of boron concentration in theSiGeB epi layer 174 is only for purposes of illustration, and is not intended to limit the scope of any of the embodiments or any aspect of any embodiment. -
FIG. 18 shows a perspective view of an end-process structure 180, obtained by a drive-in annealing that completes an in-situ boron doping of the source region and drain region, in processes according to exemplary embodiments. In an aspect, the drive-in annealing combines with, and furthers operation of the SiGeB epi layer formed as described in reference toFIG. 17 .FIG. 19 shows a partial cut-away of theFIG. 18 end-process structure 180. - The drive-in annealing can be configured to apply a pre-determined temperature, TM, for a pre-determined time duration, DR. Factors considered in determining TM and DR can include desired dopant diffusion and, since the SiGe in-
process fins 122 are formed of SiGe, avoidance of strain relaxation. Specific ranges of numerical values for TM and DR may be, in part, application-specific. Persons of ordinary skill, upon reading the present disclosure, can determine ranges of TM and DR for various given applications, without undue experimentation. For purposes of illustration, example values for TM and DR can include TM being in a range spanning from approximately 900 degrees C. to approximately 1050 degrees C., with a corresponding DR of approximately one second. Example values for TM and DR can also include TM being in a range spanning from approximately 1200 degrees C. to approximately 1300 degrees C., with a corresponding DR of approximately one millisecond. It will be understood that the example ranges of TM and DR only for purposes of illustration, and is not intended to limit the scope of any of the embodiments or any aspect of any embodiment. - Referring to
FIGS. 18 and 19 , the drive-in annealing operations can be configured to diffuse boron from theFIG. 17 SiGeB epi layer 174, into the source regions and drain regions of the SiGe in-process fins 122, to form a boron-dopedSiGe source region 182 and a boron-dopedSiGe drain region 184. In a further aspect, a portion of theFIG. 17 SiGeB epi layer 174 that, inFIGS. 18 and 19 , covers what is now (inFIGS. 18 and 19 ) the boron-dopedSiGe source region 182 will be referred as the “SiGeB source epi layer” 186. Similarly, a portion of theFIG. 17 SiGeB epi layer 174 that covers what is now (inFIGS. 18 and 19 ), the boron-dopedSiGe drain region 184 will be referred as the “SiGeB drain epi layer” 188. - Regarding structure and composition of the SiGeB source epi
layer 186 and SiGeBdrain epi layer 188, it will be understood that due to various operations of the drive-in annealing these structures may have differences from theSiGeB epi layer 174, for example, reduction in boron concentration. However, in an aspect, theFIG. 17 SiGeB epi layer 174 may be configured with a boron concentration to provide a high remnant B concentration in the SiGeB source epilayer 186 and SiGeBdrain epi layer 188. This aspect may provide, for example, features and benefits such as providing source and drain junctions over the entire channel height of the SiGe fin. Referring toFIG. 19 , agate region 190, comprising lightly doped SiGe material of the lightly doped SiGe in-process fins 122. - Since the drive-annealing diffused boron from the
SiGeB epi layer 174, it will be understood that the concentration of boron in theSiGeB epi layer 174 will determine, at least in part, the concentration of boron in the boron-dopedSiGe source region 182, as well as in the boron-dopedSiGe drain region 184, the SiGeB source epilayer 186 and the SiGeBdrain epi layer 188. Persons of ordinary skill in the art, upon reading this disclosure, will understand that desired, or target ranges of boron in theseFIGS. 18 and 19 structures may be, at least in part, application specific. However, upon reading this disclosure and having a defined application, persons of ordinary skill can readily determine target ranges of boron in theFIGS. 18 and 19 structures, without undue experimentation, by applying standard engineering methodologies such persons know, to concepts and examples disclosed herein. Based on such target ranges, persons of ordinary skill can then determine a target range of boron in theFIG. 17 SiGeB epi layer 174, without undue experimentation. - Features and advantages of disclosed embodiments may include, but are not limited to, eliminating source and drain contacts to a parasitic n-Si resistor under SiGe sources and drains. This and other features and benefits can be provided by the described counter-doping the exposed n-source and n-drain with boron. Other features and aspect may include, without limitation, providing source and drain junctions over an entire SiGe channel height. Further benefits and advantages can include, for example, a provision of gate overlap with the SiGe and the ground plane. Persons of ordinary skill in the art will also appreciate, upon reading this disclosure, that FinFETs processed and structured according to various exemplary embodiments will maintain low drive current contribution from parasitic Si-based transistor because of, for example, higher threshold voltage and reduced carrier mobility relative to SiGe. Such persons will also appreciate, among other features and benefits provided by the disclosed embodiments, that the disclosed raised source and drain epitaxy can eliminate recessing of a SiGe source and drain and that this can provide, in turn, a minimizing of elastic channel relaxation.
-
FIG. 20 is a high-level flow diagram 200 of operations forming part of a fabrication process according to various exemplary embodiments. For brevity, the phrase “in theflow 200” is used, and will be understood to mean “in a process that may include operations having a logical flow as represented by the high-level flow diagram 200.” - Referring to
FIG. 20 , operations in theflow 200 may begin at anarbitrary start 202, which may include, for example, providing a starting bulk silicon such as thebulk silicon 10 described in reference toFIGS. 1A, 1B and other of the attached figures. Operations in theflow 200 may then, at 204, form a portion of bulk Si into a fin stack, or a plurality of fin stacks. Each fin stack may include a doped Si fin base and, on the doped Si fin base, a lightly doped in-process SiGe fin. One flow of example operations at 204 is shown onFIG. 20 , and that one flow will be later described in further detail. Referring toFIGS. 13 and 14 , one example structure formed at 204 may be the in-process structure 130, with the dopedSi fin base 66 and lightly doped SiGe in-process fin 122. - With continuing reference to
FIG. 20 , operations in the flow, after 204, may include, at 206, forming dummy gates and spacers. Referring toFIG. 17 , theexample dummy gate 152 andgate spacer 172 may be an example of structure formed at 206. Referring toFIG. 20 , a next operation in theflow 200 may be, at 208, growing an epi layer, of a material that includes boron, on source and drain outer surfaces of the lightly doped SiGe in-process fin formed at 204. In an aspect, operations at 208 may include an epi pre-cleaning, for example, to remove oxides deposited on the source and drain outer surfaces during the formation of the dummy gates or other operations. Referring toFIG. 16 , the removal of theoxide layer 162, as shown in expanded views VA and VB, may reflect one example of pre-cleaning operations at 208. - Referring to
FIG. 20 , after growing the epi layer at 208, operations in theflow 200 may include, at 210, an annealing to diffuse boron from that epi layer into the source region and drain region, to effectively dope these regions with boron. Referring toFIGS. 17 and 18 , annealing operations forming the boron dopedSiGe source region 182 and the boron dopeddrain SiGe region 184 may reflect one example of operations at 210. The operations at 208 and 210 may be collectively referred to as examples of in-situ doping boron in the drain region and in the source region of the lightly doped SiGe in-process fin to form an end-process lightly doped SiGe active fin, with B-doped source and drain regions. The end-process lightly doped SiGe active fin, with B-doped source and drain regions may also include a SiGeB source epi layer (e.g.,FIG. 18, 174A ) and a SiGeB drain epi layer (e.g.,FIG. 18, 174B ), which can operate as source and drain contacts respectively. Example operations in theflow 200 may, after the annealing at 210, end the flow at 212. -
FIG. 20 shows one example flow of operations that may be performed at, or associated with 204. Operations at 204 may start at 214 with depositing a dielectric layer on a top surface of the bulk Si, and implanting a lightly doped fin layer and underlying ground plane in the bulk Si. Referring toFIGS. 2 and 3 , one example of operations at 214 may be the described deposition of thedielectric layer 22 and implanting, through the dielectric layer, the lightly dopedSi layer 32 above the dopedground plane layer 34. Next, at 216, a nitride layer may be formed, for example, on the dielectric layer and on the nitride layer, and a fin pattern hard mask may be disposed, for example, as described in reference toFIGS. 4 and 5 . - Continuing to refer to
FIG. 20 , operations in the flow performing at 204 may include, at 218, etching trenches in the structure formed at 214, using the fin pattern hard mask formed at 216, to form fin stacks. In an aspect, each fin stack may have an in-process lightly doped Si fin on a doped Si fin base, such as the in-process fin stacks 64 described in reference toFIG. 6 . Example operations in the flow at 204 may include a depositing, at 220, of silicon isolation material in the trenches, and etching a top surface of the silicon isolation material to expose (or expose all except for a lower portion of) the in-process Si fins for Si-to-SiGe conversion, as described, for example, in reference toFIGS. 7-11 . - Referring to
FIG. 20 , operations in the flow performed at 204 may include, at 222, converting the lightly doped Si in-process fins formed at 220 to lightly doped SiGe in-process fins. Referring toFIGS. 12 and 20 , the operations reflected by forming theFIG. 12 lightly doped SiGe in-process fins 122 may be one example of operations performed at 222. Next, at 224, an etching of the silicon isolation material may be performed, to lower the upper surface of the silicon isolation material to a final height, e.g., theupper surface 72F described in reference toFIG. 13 , for the epi growth and boron drive-in operations at 208 and 210. -
FIG. 21 illustrates an exemplarywireless communication system 300 in which one or more embodiments of the disclosure may be advantageously employed. For purposes of illustration,FIG. 21 shows threeremote units base stations 340. It will be recognized that conventional wireless communication systems may have many more remote units and base stations. Theremote units other semiconductor devices FIGS. 1A-1D and 2A-2G .FIG. 21 shows forward link signals 380 from thebase stations 340 and theremote units remote units base stations 340. - In
FIG. 21 , theremote unit 320 is shown as a mobile telephone, theremote unit 330 is shown as a portable computer, and theremote unit 350 is shown as a fixed location remote unit in a wireless local loop system. For example, the remote units may be any one or combination of a mobile phone, hand-held personal communication system (PCS) unit, portable data unit such as a personal data assistant (PDA), navigation device (such as GPS enabled devices), set top box, music player, video player, entertainment unit, fixed location data unit such as meter reading equipment, or any other device that stores or retrieves data or computer instructions, or any combination thereof. AlthoughFIG. 21 illustrates remote units according to the teachings of the disclosure, the disclosure is not limited to these exemplary illustrated units. Embodiments of the disclosure may be suitably employed in any device having active integrated circuitry including memory and on-chip circuitry for test and characterization. - The foregoing disclosed devices and functionalities may be designed and configured into computer files (e.g., RTL, GDSII, GERBER, etc.) stored on computer readable media. Some or all such files may be provided to fabrication handlers who fabricate devices based on such files. Resulting products include semiconductor wafers that are then cut into semiconductor die and packaged into a semiconductor chip. The chips are then employed in devices described above.
- Those of skill in the art will appreciate that information and signals may be represented using any of a variety of different technologies and techniques. For example, data, instructions, commands, information, signals, bits, symbols, and chips that may be referenced throughout the above description may be represented by voltages, currents, electromagnetic waves, magnetic fields or particles, optical fields or particles, or any combination thereof.
- Further, those of skill in the art will appreciate that the various illustrative logical blocks, modules, circuits, and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware, computer software, or combinations of both. To illustrate this interchangeability of hardware and software, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present disclosure.
- The methods, sequences and/or algorithms described in connection with the embodiments disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art. An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor.
- While the foregoing disclosure shows illustrative embodiments of the disclosure, it should be noted that various changes and modifications could be made herein without departing from the scope of the disclosure as defined by the appended claims. The functions, steps and/or actions of the method claims in accordance with the embodiments of the disclosure described herein need not be performed in any particular order. Furthermore, although elements of the disclosure may be described or claimed in the singular, the plural is contemplated unless limitation to the singular is explicitly stated.
Claims (11)
1. An apparatus, comprising:
a bulk silicon (Si), comprising etched trenches spaced apart by a fin stack, the fin stack comprising a doped Si fin base and, on the doped Si fin base, a lightly doped in-process silicon germanium (SiGe) fin; and
an epi layer, wherein the epi layer is on an outer surface of the lightly doped in-process SiGe fin.
2. The apparatus of claim 1 , wherein the epi layer comprises silicon germanium boron (SiGeB).
3. The apparatus of claim 1 , wherein the lightly doped in-process SiGe fin includes a source region and a drain region.
4. The apparatus of claim 3 , wherein the epi layer is on an outer surface of the drain region and is on an outer surface of the source region.
5. The apparatus of claim 1 , wherein the bulk silicon Si and the epi layer are integrated into at least one semiconductor die.
6. The apparatus of claim 1 , integrated into a device selected from the group consisting of a set top box, music player, video player, entertainment unit, navigation device, communications device, personal digital assistant (PDA), fixed location data unit, and a computer.
7. A FinFET apparatus, comprising:
a fin stack comprising a silicon (Si) fin base and, on the Si fin base, a silicon germanium (SiGe) fin, wherein the SiGe fin comprises a boron doped source region and a boron doped drain region; and
an epi layer, wherein the epi layer covers at least an outer surface of the boron doped source region, and wherein the epi layer comprises silicon germanium boron (SiGeB).
8. The FinFET apparatus of claim 7 , wherein the epi layer comprises a boron concentration in a range that spans from approximately 1E20 atoms per cubic centimeter (at/cm3) to approximately 2E20 at/cm3.
9. The FinFET apparatus of claim 7 , wherein the epi layer is a source epi layer, and wherein the FinFET apparatus further comprises a drain epi layer, wherein the drain epi layer comprises SiGeB, and wherein the drain epi layer covers at least an outer surface of the boron doped drain region.
10. The FinFET apparatus of claim 7 , wherein the fin stack and the epi layer are integrated into at least one semiconductor die.
11. The FinFET apparatus of claim 7 , integrated into a device selected from the group consisting of a set top box, music player, video player, entertainment unit, navigation device, communications device, personal digital assistant (PDA), fixed location data unit, and a computer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/385,811 US20170104088A1 (en) | 2014-09-24 | 2016-12-20 | Method and apparatus for source-drain junction formation in a finfet with in-situ doping |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/495,562 US9564518B2 (en) | 2014-09-24 | 2014-09-24 | Method and apparatus for source-drain junction formation in a FinFET with in-situ doping |
US15/385,811 US20170104088A1 (en) | 2014-09-24 | 2016-12-20 | Method and apparatus for source-drain junction formation in a finfet with in-situ doping |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/495,562 Division US9564518B2 (en) | 2014-09-24 | 2014-09-24 | Method and apparatus for source-drain junction formation in a FinFET with in-situ doping |
Publications (1)
Publication Number | Publication Date |
---|---|
US20170104088A1 true US20170104088A1 (en) | 2017-04-13 |
Family
ID=54207802
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/495,562 Active US9564518B2 (en) | 2014-09-24 | 2014-09-24 | Method and apparatus for source-drain junction formation in a FinFET with in-situ doping |
US15/385,811 Abandoned US20170104088A1 (en) | 2014-09-24 | 2016-12-20 | Method and apparatus for source-drain junction formation in a finfet with in-situ doping |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/495,562 Active US9564518B2 (en) | 2014-09-24 | 2014-09-24 | Method and apparatus for source-drain junction formation in a FinFET with in-situ doping |
Country Status (3)
Country | Link |
---|---|
US (2) | US9564518B2 (en) |
CN (1) | CN106796954A (en) |
WO (1) | WO2016048791A1 (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9406529B1 (en) | 2015-03-05 | 2016-08-02 | International Business Machines Corporation | Formation of FinFET junction |
US9543304B2 (en) * | 2015-04-02 | 2017-01-10 | Stmicroelectronics, Inc. | Vertical junction FinFET device and method for manufacture |
US9812571B2 (en) * | 2015-09-30 | 2017-11-07 | International Business Machines Corporation | Tensile strained high percentage silicon germanium alloy FinFETs |
US9634142B1 (en) * | 2016-03-22 | 2017-04-25 | Globalfoundries Inc. | Method for improving boron diffusion in a germanium-rich fin through germanium concentration reduction in fin S/D regions by thermal mixing |
KR102532118B1 (en) * | 2018-03-20 | 2023-05-11 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
CN112567497A (en) | 2018-08-11 | 2021-03-26 | 应用材料公司 | Doping techniques |
US11049715B2 (en) * | 2019-05-15 | 2021-06-29 | Nanya Technology Corporation | Method for manufacturing a semiconductor structure |
CN113838911B (en) * | 2021-08-31 | 2023-03-21 | 电子科技大学 | FinFET integrated circuit basic unit |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050112817A1 (en) * | 2003-11-25 | 2005-05-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having high drive current and method of manufacture thereof |
US20140217483A1 (en) * | 2013-02-04 | 2014-08-07 | Kyung-In Choi | Semiconductor devices including gate pattern, multi-channel active pattern and diffusion layer |
US20140252475A1 (en) * | 2013-03-08 | 2014-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs and Methods for Forming the Same |
US20150035019A1 (en) * | 2013-08-01 | 2015-02-05 | Qualcomm Incorporated | Method of forming fins from different materials on a substrate |
US20150091099A1 (en) * | 2013-09-27 | 2015-04-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs with Gradient Germanium-Containing Channels |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2455054B (en) | 2007-09-27 | 2011-12-07 | Nxp Bv | Method of manufacturing a finfet |
US8169024B2 (en) | 2009-08-18 | 2012-05-01 | International Business Machines Corporation | Method of forming extremely thin semiconductor on insulator (ETSOI) device without ion implantation |
US8551829B2 (en) | 2010-11-10 | 2013-10-08 | United Microelectronics Corp. | Method for manufacturing multi-gate transistor device |
US8420464B2 (en) | 2011-05-04 | 2013-04-16 | International Business Machines Corporation | Spacer as hard mask scheme for in-situ doping in CMOS finFETs |
US9761666B2 (en) * | 2011-06-16 | 2017-09-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained channel field effect transistor |
US8729607B2 (en) | 2012-08-27 | 2014-05-20 | Kabushiki Kaisha Toshiba | Needle-shaped profile finFET device |
US8841188B2 (en) | 2012-09-06 | 2014-09-23 | International Business Machines Corporation | Bulk finFET with controlled fin height and high-K liner |
US20140120678A1 (en) | 2012-10-29 | 2014-05-01 | Matheson Tri-Gas | Methods for Selective and Conformal Epitaxy of Highly Doped Si-containing Materials for Three Dimensional Structures |
US9059044B2 (en) | 2012-11-15 | 2015-06-16 | International Business Machines Corporation | On-chip diode with fully depleted semiconductor devices |
US9299809B2 (en) | 2012-12-17 | 2016-03-29 | Globalfoundries Inc. | Methods of forming fins for a FinFET device wherein the fins have a high germanium content |
US8957476B2 (en) | 2012-12-20 | 2015-02-17 | Intel Corporation | Conversion of thin transistor elements from silicon to silicon germanium |
US9029913B2 (en) | 2013-03-11 | 2015-05-12 | International Business Machines Corporation | Silicon-germanium fins and silicon fins on a bulk substrate |
US8877592B2 (en) | 2013-03-14 | 2014-11-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Epitaxial growth of doped film for source and drain regions |
US8859379B2 (en) | 2013-03-15 | 2014-10-14 | International Business Machines Corporation | Stress enhanced finFET devices |
-
2014
- 2014-09-24 US US14/495,562 patent/US9564518B2/en active Active
-
2015
- 2015-09-17 CN CN201580050695.7A patent/CN106796954A/en active Pending
- 2015-09-17 WO PCT/US2015/050694 patent/WO2016048791A1/en active Application Filing
-
2016
- 2016-12-20 US US15/385,811 patent/US20170104088A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050112817A1 (en) * | 2003-11-25 | 2005-05-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having high drive current and method of manufacture thereof |
US20140217483A1 (en) * | 2013-02-04 | 2014-08-07 | Kyung-In Choi | Semiconductor devices including gate pattern, multi-channel active pattern and diffusion layer |
US20140252475A1 (en) * | 2013-03-08 | 2014-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs and Methods for Forming the Same |
US20150035019A1 (en) * | 2013-08-01 | 2015-02-05 | Qualcomm Incorporated | Method of forming fins from different materials on a substrate |
US20150091099A1 (en) * | 2013-09-27 | 2015-04-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs with Gradient Germanium-Containing Channels |
US9245882B2 (en) * | 2013-09-27 | 2016-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs with gradient germanium-containing channels |
Also Published As
Publication number | Publication date |
---|---|
CN106796954A (en) | 2017-05-31 |
WO2016048791A1 (en) | 2016-03-31 |
US20160087070A1 (en) | 2016-03-24 |
US9564518B2 (en) | 2017-02-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9564518B2 (en) | Method and apparatus for source-drain junction formation in a FinFET with in-situ doping | |
CN109273363B (en) | Method of forming a thicker gate stack nano-sheet transistor device and device thereof | |
Ritzenthaler et al. | Vertically stacked gate-all-around Si nanowire CMOS transistors with reduced vertical nanowires separation, new work function metal gate solutions, and DC/AC performance optimization | |
US10014389B2 (en) | Methods of forming IC products comprising a nano-sheet device and a transistor device having first and second replacement gate structures | |
US9472615B2 (en) | Super junction LDMOS finFET devices | |
US11581406B2 (en) | Method of fabricating CMOS FinFETs by selectively etching a strained SiGe layer | |
US10043878B2 (en) | Vertical field-effect-transistors having multiple threshold voltages | |
US20150255456A1 (en) | Replacement fin insolation in a semiconductor device | |
US9576914B2 (en) | Inducing device variation for security applications | |
KR20150130984A (en) | Leakage reduction structures for nanowire transistors | |
US9472572B2 (en) | Fin field effect transistor (finFET) device including a set of merged fins formed adjacent a set of unmerged fins | |
US8557648B2 (en) | Recessed source and drain regions for FinFETs | |
US9478625B1 (en) | Metal resistor using FinFET-based replacement gate process | |
US20150228649A1 (en) | Transistor with well tap implant | |
US9306066B2 (en) | Method and apparatus of stressed FIN NMOS FinFET | |
US9437740B2 (en) | Epitaxially forming a set of fins in a semiconductor device | |
US10395987B2 (en) | Transistor with source-drain silicide pullback | |
US9236312B2 (en) | Preventing EPI damage for cap nitride strip scheme in a Fin-shaped field effect transistor (FinFET) device | |
CN105226095B (en) | Semiconductor device and preparation method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: QUALCOMM INCORPORATED, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MACHKAOUTSAN, VLADIMIR;XU, JEFFREY JUNHAO;SONG, STANLEY SEUNGCHUL;AND OTHERS;SIGNING DATES FROM 20141010 TO 20141117;REEL/FRAME:041038/0928 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |