US20170077881A1 - Chopper Stabilized Amplifier With Synchronous Switched Capacitor Noise Filtering - Google Patents
Chopper Stabilized Amplifier With Synchronous Switched Capacitor Noise Filtering Download PDFInfo
- Publication number
- US20170077881A1 US20170077881A1 US15/276,002 US201615276002A US2017077881A1 US 20170077881 A1 US20170077881 A1 US 20170077881A1 US 201615276002 A US201615276002 A US 201615276002A US 2017077881 A1 US2017077881 A1 US 2017077881A1
- Authority
- US
- United States
- Prior art keywords
- clock
- output
- input
- filter
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 title claims abstract description 132
- 238000001914 filtration Methods 0.000 title claims abstract description 31
- 230000001360 synchronised effect Effects 0.000 title abstract description 18
- 230000004044 response Effects 0.000 claims abstract description 20
- 230000003111 delayed effect Effects 0.000 claims description 24
- 238000000034 method Methods 0.000 claims description 19
- PMATZTZNYRCHOR-CGLBZJNRSA-N Cyclosporin A Chemical compound CC[C@@H]1NC(=O)[C@H]([C@H](O)[C@H](C)C\C=C\C)N(C)C(=O)[C@H](C(C)C)N(C)C(=O)[C@H](CC(C)C)N(C)C(=O)[C@H](CC(C)C)N(C)C(=O)[C@@H](C)NC(=O)[C@H](C)NC(=O)[C@H](CC(C)C)N(C)C(=O)[C@H](C(C)C)NC(=O)[C@H](CC(C)C)N(C)C(=O)CN(C)C1=O PMATZTZNYRCHOR-CGLBZJNRSA-N 0.000 description 19
- 238000010586 diagram Methods 0.000 description 8
- 230000007423 decrease Effects 0.000 description 4
- 230000002596 correlated effect Effects 0.000 description 3
- 238000005070 sampling Methods 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 230000000875 corresponding effect Effects 0.000 description 2
- 230000001186 cumulative effect Effects 0.000 description 2
- 230000001934 delay Effects 0.000 description 2
- 230000001629 suppression Effects 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/38—DC amplifiers with modulator at input and demodulator at output; Modulators or demodulators specially adapted for use in such amplifiers
- H03F3/387—DC amplifiers with modulator at input and demodulator at output; Modulators or demodulators specially adapted for use in such amplifiers with semiconductor devices only
- H03F3/393—DC amplifiers with modulator at input and demodulator at output; Modulators or demodulators specially adapted for use in such amplifiers with semiconductor devices only with field-effect devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/26—Modifications of amplifiers to reduce influence of noise generated by amplifying elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
- H03F3/45183—Long tailed pairs
- H03F3/45192—Folded cascode stages
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H19/00—Networks using time-varying elements, e.g. N-path filters
- H03H19/004—Switched capacitor networks
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/171—A filter circuit coupled to the output of an amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/271—Indexing scheme relating to amplifiers the DC-isolation amplifier, e.g. chopper amplifier, modulation/demodulation amplifier, uses capacitive isolation means, e.g. capacitors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/411—Indexing scheme relating to amplifiers the output amplifying stage of an amplifier comprising two power stages
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/555—A voltage generating circuit being realised for biasing different circuit elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45514—Indexing scheme relating to differential amplifiers the FBC comprising one or more switched capacitors, and being coupled between the LC and the IC
Definitions
- the present disclosure relates generally to chopper stabilized voltage amplifiers and more particularly to chopper stabilized amplifiers with synchronous filtering.
- Solid state reference voltage generators include an amplifier that is used to generate a Direct Current (DC) reference voltage.
- DC Direct Current
- chopping an input stage of the amplifier can cause an offset of the amplifier to appear as a square or triangle wave signal at the chopping frequency at the amplifier output.
- voltage spikes at the chopper clock edges can propagate through to the output due to amplifier internal feedthrough and through the feedback network from the input to the output.
- the square wave signal and voltage spike noise are undesirable. A more robust solution is desired.
- a chopper stabilized amplifier with synchronous switched capacitor noise filtering is disclosed.
- the novel amplifier reduces noise at the chopper frequency at the voltage output of the amplifier.
- a servo loop is included to continuously monitor the voltage output for noise at the chopper frequency.
- the servo loop continuously adjusts the delay of the capture time of a switched capacitor filter to optimally reduce the output noise at the chopper frequency.
- the amplifier also employs an ultra-wideband voltage follower stage at the amplifier output to absorb voltage spike noise at the output.
- FIG. 1 is a diagram of a digital to analog converter that includes an exemplary embodiment of a chopper stabilized amplifier with synchronous switched capacitor noise filtering.
- FIG. 2 is an exemplary detailed embodiment of a bandgap voltage generator shown in FIG. 1 that includes the chopper stabilized amplifier with synchronous switched capacitor noise filtering.
- FIG. 3 is an exemplary detailed embodiment of the chopper stabilized amplifier with synchronous switched capacitor noise filtering shown in FIG. 2 .
- FIG. 4 shows an exemplary detailed embodiment of a chopper amplifier shown in FIG. 3 .
- FIG. 5 shows an exemplary detailed embodiment of a switched capacitor filter shown in FIG. 3 .
- FIG. 6 shows an exemplary embodiment of a filter timing adjuster shown in FIG. 3 .
- FIG. 7 shows an exemplary detailed embodiment of a non-overlap clock generator shown in FIG. 6 .
- FIG. 8 is an exemplary detailed embodiment of an offset sign detector shown in FIG. 6 .
- FIG. 9 is an exemplary detailed embodiment of a chopper noise null servo shown in FIG. 6 .
- FIG. 10 is an exemplary detailed embodiment of a voltage controlled delay shown in FIG. 6 .
- FIG. 11 shows timing diagrams that illustrate the operation of the offset sign detector shown in FIG. 6 .
- FIG. 12 shows timing diagrams that illustrate the operation of the chopper noise null servo shown in FIG. 6
- FIG. 13 shows timing diagrams that illustrate how a chop clock is delayed to generate the filter clocks that reduce chopper noise on an output voltage signal.
- FIG. 14 shows a graph that illustrates the overall operation of an exemplary embodiment of a chopper stabilized amplifier with synchronous switched capacitor noise filtering to adjust the timing of the filter clocks relative to the chop clock to reduce chopper noise on an output voltage signal.
- FIG. 15 shows a method for operating an exemplary embodiment of a chopper stabilized amplifier with synchronous switched capacitor noise filtering to reduce chopper noise on an output signal.
- FIG. 16 shows an exemplary method for operating a filter timing adjuster in a chopper stabilized amplifier with synchronous switched capacitor noise filtering to reduce chopper noise on an output signal.
- FIG. 17 is an exemplary embodiment of a chopper stabilized amplifier apparatus that generates and output with reduced chopper noise.
- FIG. 1 is a diagram of a digital to analog converter (DAC) system 100 that includes an exemplary embodiment of a chopper stabilized amplifier with synchronous switched capacitor noise filtering 102 .
- the system 100 includes DAC 104 and bandgap voltage generator (BG) 106 .
- BG bandgap voltage generator
- the BG 106 generates a reference voltage signal (VREF) that is input to the DAC 104 .
- the DAC 104 uses the VREF signal to convert a digital code 108 to a corresponding output voltage 110 .
- the BG 106 includes the chopper stabilized amplifier with synchronous switched capacitor noise filtering 102 .
- the chopper stabilized amplifier with synchronous switched capacitor noise filtering 102 is also referred to herein as “CSA” 102 .
- the CSA 102 generates the VREF signal having less chopper noise when compared to conventional chopper amplifiers. This reduced noise level results in improved performance of the system 100 . More detailed descriptions of the design and operation of the CSA 102 are provided below.
- FIG. 2 is an exemplary detailed embodiment of the bandgap voltage generator 106 shown in FIG. 1 .
- the BG 106 includes the CSA 102 .
- the BG 106 includes transistors 206 , 208 , resistors 210 , 212 , and 214 , and capacitor 216 .
- the transistor 208 comprises 14 parallel transistors, each matched to transistor 206 .
- the BG 106 generates a signal VBEH 202 at an emitter terminal of the transistor 206 , and also generates a signal VBEL 204 at an emitter terminal of the transistor 208 .
- the transistors 206 and 208 have base and collector terminals connected to a signal ground.
- the emitter terminal of the transistor 206 is also connected to a first terminal of the resistor 210 .
- a second terminal of the resistor 210 is connected to an output terminal 220 .
- the emitter terminal of the transistor 208 is also connected to a first terminal of the resistor 214 and a second terminal of the resistor 214 is connected to a first terminal of the resistor 212 and a first terminal of the capacitor 216 .
- Second terminals of the resistor 212 and capacitor 216 are connected to the output terminal 220 .
- VBEH VGO ⁇ (kT/q)1n(I0/IQ1) where VGO is the bandgap voltage for silicon, I0 is a processing constant describing Q1 and IQ1 is the current flowing through the emitter of Q1.
- the CSA 102 also receives a chop clock (FCHOP) 218 that is used to drive internal chopping circuits.
- the CSA 102 also includes switched capacitor filtering and other synchronization circuitry not shown in FIG. 2 but shown in greater detail in FIG. 3 .
- the CSA 102 operates to generate the VREF signal at node 220 exhibiting less chopper noise than conventional chopper stabilized amplifiers.
- FIG. 3 is an exemplary detailed embodiment of the chopper stabilized amplifier with synchronous switched capacitor noise filtering 102 shown in FIG. 1 and FIG. 2 .
- the CSA 102 comprises filter timing adjuster 304 , GM 1 amplifier plus chop circuit 306 , switched capacitor filter 308 , GM 2 amplifier 310 , GM 3 amplifier 312 , GM 4 amplifier 318 , filter stage 314 , buffer 316 , and modified nested miller compensation circuit 320 .
- a chop clock 322 is input to the GM 1 amplifier plus chop circuit 306 and the filter timing adjuster 304 .
- the chop clock 322 is a square wave having a frequency of approximately 400 KHz.
- the GM 1 amplifier plus chop circuit 306 receives input voltages (VIN+, VIN ⁇ ) and generates output voltages (V 1 +) 324 and (V 1 ⁇ ) 326 that are input to the switched capacitor filter 308 .
- the amplified signals V 1 + 324 and V 1 ⁇ 326 may include an amount of noise (e.g., chopper noise) as a result of the operation of the GM 1 amplifier plus chop circuit 306 .
- the filter 308 filters the input signals it receives to generate filtered output signals (V 1 F+) 328 and (V 1 F ⁇ ) 330 .
- the filter 308 performs a filtering function utilizing filter clocks (PH 1 ) 342 and (PH 2 ) 344 received from the filter timing adjuster 304 . Due to variation of semiconductor processing steps, component mismatch and/or change in operating conditions, the delay from the chop clock to the chopper-caused noise at V 1 +, V 1 ⁇ will vary.
- the filter timing adjuster 304 operates to adjust the delay of the PH 1 342 and PH 2 344 clock signals to reduce the amount of chopper noise that appears at the output of the switched capacitor filter 308 .
- the outputs ( 328 , 330 ) of the switch capacitor filter 308 are input to the GM 2 amplifier 310 to generate outputs (V 2 +) 332 and (V 2 ⁇ ) 334 .
- the outputs V 2 + 332 and V 2 ⁇ 334 from the GM 2 amplifier 310 are input to the GM 3 amplifier 312 .
- the input voltages (VIN+, VIN ⁇ ) are also input to the GM 4 amplifier 318 to generate outputs V 4 + 346 and V 4 ⁇ 348 that are also input to the GM 3 amplifier 312 .
- the GM 3 amplifier 312 amplifies the signals at its inputs to generate output V 3 336 .
- the amplifier GM 4 provides a feed-forward path for the input signals that controls the output during transients.
- Amplifiers GM 4 and GM 2 are designed with very low open-loop gain.
- Amplifier GM 1 is designed for very high open-loop gain.
- Amplifier GM 3 combines the filtered and fed-forward signals and may be of only moderate open-loop gain because of the gain (Aol GM 4 ) in front of it.
- the output V 3 336 is input to a modified nested miller compensation circuit 320 that comprises capacitors 350 , 352 , 354 , 356 , and 360 .
- a first terminal of the capacitor 354 is connected to the output V 3 336 and at a first compensation output, a second terminal of the capacitor 354 is connected to the inverting input terminal of the GM 3 amplifier 312 .
- a first terminal of the capacitor 352 is connected to the output V 3 336 and at a second compensation output, a second terminal of the capacitor 352 is connected to the non-inverting input terminal of the GM 2 amplifier 310 .
- a first terminal of the capacitor 350 is connected to the output V 3 336 , and at a third compensation output, a second terminal of the capacitor 350 is connected to the output V 1 + 324 of the GM 1 amplifier plus chopper circuit 306 .
- a first terminal of the capacitor 356 is connected to the non inverting input terminal of the GM 2 amplifier 312 and a second terminal of the capacitor 356 is connected to a signal ground.
- the capacitor 360 is connected between the non-inverting output of the GM 1 amplifier 306 and the signal ground.
- the output V 3 336 of the GM 3 amplifier 312 is input to the filter 314 to generate filtered output 338 .
- the filter 314 is a simple RC filter. In other embodiments, the filter 314 is a more complex filter.
- the filtered output 338 is input to a non-inverting input terminal of the buffer amplifier 316 and buffered to generate the VREF signal 358 .
- the buffer amplifier 316 comprises a super wideband amplifier that absorbs noise glitches that may occur at the edges of the chop clock.
- the filter timing adjuster 304 receives the VREF signal 358 , the chop clock 322 , and the V 1 + output 324 of the GM 1 amplifier plus chopper circuit 306 .
- the filter timing adjuster 304 utilizes the signals it receives to generate the filter clocks PH 1 342 and PH 2 344 .
- the filter timing adjuster 304 adjusts the phases of the filter clocks PH 1 342 and PH 2 344 with respect to the chop clock 322 to reduce or eliminate the amount of chopper noise that appears at the output of the filter 314 , and correspondingly, on the VREF signal 358 .
- FIG. 4 shows an exemplary embodiment of the GM 1 amplifier plus chopper circuit 306 shown in FIG. 3 .
- the GM 1 amplifier plus chopper circuit 306 includes an input chopper circuit 420 and an output chopper circuit 422 .
- the input chopper circuit 420 comprises switches 402 , 404 , 406 , and 408 .
- the output chopper circuit 422 comprises switches 412 , 414 , 416 , and 418 .
- the switches of the chopper circuits are implemented as transmission gates.
- the switches 402 , 408 , 412 , and 418 are controlled by a first phase (CP 1 ) of the chop clock 322 .
- CP 1 first phase
- the switches 404 , 406 , 414 , and 416 are controlled by a second phase (CP 2 ) of the chop clock 322 .
- CP 2 a second phase of the chop clock 322 .
- the switches 402 , 408 , 412 , and 418 are closed, and when the first phase (CP 1 ) of the chop clock 322 is in a low voltage stage (logic low), the switches 402 , 408 , 412 , and 418 are opened.
- the switches 404 , 406 , 414 , and 416 are controlled by a second phase (CP 2 ) of the chop clock 322 in a similar fashion.
- the chop clock 322 is received at the GM 1 amplifier plus chopper circuit 306 and is separated into the phase 1 chop clock (CP 1 ) and the phase 2 chop clock (CP 2 ) utilizing a non-overlapping clock generator (NOCG) 420 .
- NOCG non-overlapping clock generator
- An exemplary embodiment and detailed description of the NOCG 420 is provided with reference to FIG. 7 .
- the negative input voltage (VIN ⁇ ) is received at the input of switches 402 and 404
- the positive input voltage (VIN+) is received at the input of switches 406 and 408 .
- the switches 402 , 404 , 406 , and 408 open and close in response to the CP 1 and CP 2 clocks.
- the output of switch 402 and the output of switch 406 are coupled together at a first input of GM 1 amplifier 410 .
- the output of switch 404 and the output of switch 408 are coupled together at a second input of the GM 1 amplifier 410 .
- the GM 1 amplifier 410 operates to amplify the signals at its input terminals to generate amplified signals at its output terminals.
- the GM 1 amplifier 410 comprises a two-stage folded cascade amplifier.
- a first output (inverted) of GM 1 stage 410 is coupled to inputs of switch 412 and 414 .
- a second output of GM 1 stage 410 is coupled at the inputs of switch 416 and 418 .
- the switches 412 , 414 , 416 , and 418 open and close in response to the CP 1 and CP 2 clocks.
- the outputs of switches 412 and 416 are coupled together at the first device output to provide the V 1 + 324 signal.
- the outputs of switches 414 and 418 are couple together at a second device output to provide the V 1 ⁇ 326 signal.
- FIG. 5 shows an exemplary detailed embodiment of the switched capacitor filter 308 shown in FIG. 3 .
- the switch capacitor filter 308 comprises switches 502 , 504 , 506 , and 508 .
- the switch capacitor filter 308 also comprises switches 510 , 512 , 514 , and 516 .
- the switches of the filter 308 are implemented as transmission gates.
- the switch capacitor filter 308 receives the first phase (PH 1 ) 342 and the second phase (PH 2 ) 344 of the filter clock output from the filter timing adjuster 304 .
- Each of the switches 502 - 516 opens and closes in response to the filter clock phase that it receives.
- the filter 308 receives the voltage signals (V 1 +) 324 and (V 1 ⁇ ) 326 from the output of the GM 1 amplifier plus chopper circuit 306 .
- the V 1 + signal 324 is input to the switches 502 and 504 .
- the V 1 ⁇ signal 326 is input to the switches 506 and 508 .
- the output of switch 502 is input to the switch 510 using signal line 518 .
- the output of switch 504 is input to switch 512 using signal line 520 .
- the output of switch 506 is input to switch 514 using signal line 522 .
- the output 508 is input to switch 506 using signal line 524 .
- a first capacitor 526 is connected between the signal line 518 and signal ground.
- a second capacitor 528 is connected between the signal line 520 and the signal ground.
- a third capacitor 530 is connected between the signal line 522 and the signal ground.
- a fourth capacitor 532 is connected between the signal line 524 and the signal ground.
- the capacitors shown in FIG. 5 have capacitance values of approximately 4.3 Pico farads.
- the outputs of switches 510 , 512 , 514 , and 516 are coupled to first and second outputs of the switch capacitor filter 308 .
- the first output of switch capacitor filter 308 provides the (V 2 +) 328 voltage output.
- a second output of switch capacitor 308 provides the (V 2 ⁇ ) 330 voltage output.
- Capacitor 534 is connected between the V 2 + 328 and V 2 ⁇ 330 outputs.
- the input voltages 324 and 326 are switch through the filter 308 by the switches 502 - 516 to charge and discharge the capacitors 536 , 528 , 530 , and 532 .
- the switches are controlled by a first phase (PH 1 ) 342 and a second phase (PH 2 ) 344 of a filter clock.
- the output voltages (V 2 +) 328 and (V 2 ⁇ ) 330 are generated and represent filtered versions of the input voltages.
- the filter clocks PH 1 and PH 2 are phase adjusted with respect to the chop clock 322 by the filter timing adjuster 304 to reduce or eliminate the amount of chopper noise that appears on the output signals 328 and 330 .
- FIG. 6 shows an exemplary embodiment of the filter timing adjuster 304 shown in FIG. 3 .
- the filter timing adjuster 304 comprises offset sign detector 602 , XOR 604 , chopper noise null servo 606 , voltage controlled delay 610 , and non-overlap clock generator 612 .
- the offset sign detector 602 receives the chop clock 322 and the (V 1 +) 324 output. The offset sign detector 602 operates to generate a polarity indicator 620 that is input to XOR device 604 .
- the offset between the inputs of the chopped transimpedance amplifier GM 1 306 causes triangular waves at the chop clock frequency at amplifier outputs V 1 + and V 1 ⁇ .
- Positive polarity dc offsets at VIN+ to VIN ⁇ causes triangular waves that ramp upward during PH 1 and back down during PH 2 .
- Negative polarity offset at VIN+ to VIN ⁇ causes triangular waves that ramp down during PH 1 and up during PH 2 .
- the difference between the voltage at V 1 + at the end of PH 1 minus the voltage at the end of PH 2 will be positive for positive dc offset at VIN+ to VIN ⁇ , and the difference will be negative for negative dc offset at VIN+ to VIN ⁇ .
- the peak to peak amplitude of the triangle wave is approximately 2.5 times the dc offset amplitude.
- the triangle wave at V 1 + and a chop clock which locally generates a copy of PH 1 and PH 2 (denoted PA 1 and PA 2 ) can be used to determine the polarity of the dc offset.
- the XOR device 604 also receives the chop clock 322 as a second input.
- the output of the XOR device 604 is a polarity phased servo clock 622 that is an inverted chop clock for one detected polarity of the output of the offset sign detector 602 and a non-inverted chop clock for the other polarity of the output of the offset sign detector 602 .
- the XOR gate receives the chop clock 322 and the polarity indicator 620 and outputs the polarity phased servo clock 622 that is adjusted in phase by 0 or 180 degrees to reduce chopper noise for offsets of that polarity.
- the chopper noise null servo 606 receives the polarity phased servo clock 622 and the VREF 358 signals and generates a delay control voltage 616 that is input to the voltage control delay 610 .
- the chopper noise null servo 606 generates the delay control voltage 616 such that the filter clocks (PH 1 , PH 2 ) are phase adjusted to reduce chopper noise on the VREF 358 signal.
- the voltage controlled delay 610 receives the chop clock 322 and the delay control voltage 616 from the chopper noise null servo 606 .
- the voltage controlled delay 610 delays the chop clock 322 in response to the delay control voltage 616 to generate a delayed chop clock 618 .
- the non-overlap clock generator 612 receives the delayed chop clock 618 from the voltage control delay 610 and generates the first phase PH 1 342 and second phase PH 2 344 of the filter clock.
- the first and second filter clock phases PH 1 and PH 2 are used to adjust the switch timing of the switch capacitor filter 308 to eliminate or reduce chopper noise on the VREF 358 signal.
- FIG. 7 shows an exemplary embodiment of the non-overlap clock generator 612 shown in FIG. 6 .
- the non-overlap clock generator 612 comprises NAND gates 702 and 704 .
- the clock generator 612 also comprises inverters 706 , 708 , and 710 .
- the delayed filter clock 618 is received at a first input of NAND gate 702 and a first input of inverter 706 .
- the output of the inverter 706 is input to a first input of NAND gate 704 .
- An output of NAND gate 702 is input to a second input of the NAND gate 704 .
- the output of NAND gate 704 is input to a second input of NAND gate 702 .
- the output of NAND gate 702 is input to inverter 710 and the output of inverter 710 forms the first phase (PH 1 ) 342 of the filter clock.
- the output of NAND gate 704 is input to inverter 708 and the output of inverter 708 forms a second phase (PH 2 ) 344 of the filter clock.
- the non-overlap clock generator 612 operates to provide a non-overlap (NO) region at the transitions of the output clock phases.
- the NO region is in the range of 500 picoseconds to 2-3 nanoseconds or more.
- the non-overlap clock generator 612 operates to receive the delayed filter clock input 618 and generate multiple non-overlapping clock phases for use by the switch capacitor filter 308 .
- non-overlapping clock generator 612 is also suitable for use as other non-overlapping clock generators described herein.
- the non-overlapping clock generator 420 shown in FIG. 4 , the non-overlapping clock generator 882 shown in FIG. 8 , and the non-overlapping clock generator 964 shown in FIG. 9 can all be implemented using the same circuit structure as the non-overlapping clock generator 612 shown in FIG. 7 .
- FIG. 8 is an exemplary detailed embodiment of the offset sign detector 602 shown in FIG. 6 .
- the offset sign detector 602 comprises a first AC coupled gain stage 802 , a second AC coupled gain stage 804 , a switched capacitor differentiator 806 , and an output stage 808 .
- the offset sign detector 602 also comprises a bias amplifier 880 and a non-overlapping clock generator 882 .
- the bias amplifier 880 receives a bias input signal at its non-inverting input.
- the bias input signal is created by the resistors 884 and 886 that are coupled between VDD and the signal ground.
- the resistors 884 and 886 have identical resistor values, however, in other embodiments, the resistors 884 and 886 have different resistance values.
- the amplifier 880 generates a first common mode signal (VCM 1 ) at its output and this first common mode signal is input to other sections of the offset sign detector 602 as described below.
- VCM 1 first common mode signal
- the non-overlapping clock generator 882 comprises circuitry similar to the non-overlapping clock generator 612 shown in FIG. 7 .
- the NOCG 882 receives the chop clock 322 and generates non-overlapping phases of the chop clock designated (PA 1 ) and (PA 2 ), which are input to other sections of the offset sign detector 602 as described below.
- the offset sign detector 602 receives the V 1 + signal 324 and the VCM 1 signal and determines the polarity indicator 620 that indicates how the filter clocks (PH 1 ) 342 and (PH 2 ) 344 are to be phase adjusted relative to the chop clock 322 to eliminate or reduce chopper noise on the VREF signal 358 .
- the first AC coupled gain stage 802 comprises amplifier 810 that has a non-inverting input coupled to receive the VCM 1 signal.
- the voltage V 1 + 324 is input to a first terminal of resistor 812 .
- a second terminal of resistor 812 is connected to a first terminal of capacitor 814 .
- a second terminal of capacity 814 is connected to an inverting input terminal of the amplifier 810 .
- the inverting input terminal of the amplifier 810 is also connected to a first terminal of resistor 816 and a first terminal of capacitor 818 .
- An output terminal of the amplifier 810 is connected to a second terminal of the resistor 816 and a second terminal of the capacitor 818 .
- a clamping circuit is formed by NMOS transistor 826 and PMOS transistor 822 .
- the output terminal of the amplifier 810 is connected to sources terminals of the transistors 822 and 826 .
- the inverting input of the amplifier 810 is connected to drain and gate terminals of the transistor 822 and 826 .
- the clamping circuit formed by the transistors 822 and 826 operates to clamp the output of the amplifier 810 . In an exemplary embodiment, if the output of amplifier 810 is positive it is clamped to approximately the VGS of the PMOS transistor 822 . If the output of the amplifier 810 is negative, it is clamped to approximately the VGS of NMOS transistor 826 .
- the first AC coupled gain stage 802 provides a gain of approximately twenty (20) at the chop clock frequency and is AC coupled to remove DC offset.
- the second AC coupled gain stage 804 comprises amplifier 828 .
- the output voltage of the amplifier 810 is connected to a first terminal of capacitor 830 .
- a second terminal of capacitor 830 is connected to a first terminal of resistor 832 and a non-inverting input terminal of the amplifier 828 .
- a switch 834 has first terminal that is connected to the non-inverting input of amplifier 828 .
- a second terminal of the resistor 832 is connected to a second terminal of the switch 834 and also receives the VCM 1 signal.
- the switch 834 also includes a third terminal to receive a power up (PUP) signal that closes the switch when the system power reaches a desired operating level.
- PUP power up
- the inverting terminal of the amplifier 828 is connected to a first terminal of resistor 836 , a first terminal of resistor 838 , and a first terminal of capacitor 814 .
- a second terminal of the resistor 836 is connected to receive the VCM 1 signal.
- An output terminal of the amplifier 828 is connected to a second terminal of the resistor 838 and a second terminal of the capacitor 840 .
- a clamping circuit comprises NMOS transistor 848 and PMOS transistor 844 .
- the output terminal of the amplifier 828 is connected the source terminals of the transistors 848 and 844 .
- the inverting input terminal of the amplifier 828 is connected to drain and gate terminals of the transistors 848 and 844 .
- the clamping circuit formed by the transistors 848 and 844 operates to clamp the output of the amplifier 828 . In an exemplary embodiment, if the output of amplifier 828 is positive it is clamped to approximately the VGS of the PMOS transistor 844 . If the output of the amplifier 828 is negative, it is clamped to approximately the VGS of NMOS transistor 848 .
- the second AC coupled gain stage 804 provides additional gain of approximately thirty-two (32) at the chop clock frequency.
- the switched capacitor differentiator 806 comprises an amplifier 850 .
- the output terminal of the amplifier 828 is connected to a first terminal of capacitor 852 .
- a second terminal of capacitor 852 is connected to a first terminal of switch 856 , a first terminal of switch 858 , and a first terminal of capacitor 854 .
- the second terminal of the switch 856 is connected to receive the VCM 1 signal.
- a second terminal of capacitor 854 is connected to an inverting terminal of the amplifier 850 and a first terminal of the switch 860 .
- a non-inverting terminal of the amplifier 850 is connected to receive the VCM 1 signal.
- a second terminal of the switch 858 is connected to a second terminal of the switch 860 .
- the second terminal of the switch 860 is connected to a first terminal of the capacitor 862 and a first terminal of the switch 864 .
- the switch 858 has a third terminal connected to receive the PA 2 clock
- the switch 856 has a third terminal connected to receive the PA 1 clock
- the switch 860 has a third terminal connected to receive the PA 1 clock.
- An output of the amplifier 850 is connected to a second terminal of capacitor 862 and a second terminal of the switch 864 .
- the switch 864 also has a third terminal connected to receive the PUP signal, which when active closes the switch 864 .
- a clamping circuit is formed by NMOS transistor 872 and PMOS transistor 868 .
- the output terminal of the amplifier 850 is connected to source terminals of the transistors 872 and 868 .
- the inverting input of the amplifier 850 is connected to drain and gate terminals of the transistors 872 and 868 .
- the clamping circuit formed by the transistors 872 and 868 operates to clamp the output of the amplifier 850 . In an exemplary embodiment, if the output of amplifier 850 is positive it is clamped to approximately the VGS of the PMOS transistor 868 . If the output of the amplifier 850 is negative, it is clamped to approximately the VGS of NMOS transistor 872 .
- the switched capacitor differentiator 806 takes a sample on phase PA 1 and a sample on phase PA 2 and subtracts the difference while providing a gain of approximately three (3) and removing offset from the input signal utilizing correlated double sampling offset removal.
- the output stage 808 comprises low offset clocked comparator 874 , D-type flip-flop 876 , and D-type flip-flop 878 .
- the output terminal of the amplifier 850 is connected to a non-inverting terminal of the comparator 874 .
- An inverting input terminal of the comparator 874 is connected to receive the VCM 1 signal.
- the comparator 874 also receives the PA 2 clock, which operates to clock the comparator output signal.
- An output terminal of the comparator 874 is connected to a D input of flip-flop 876 , and a Q output of flip-flop 876 is connected to a D input of flip-flop 878 .
- the PA 1 clock is input to the clock terminal of flip-flop 876 .
- the flip-flop 878 receives the chop clock 822 at its clock terminal.
- the flip-flops 876 and 878 also receive the PUP signal at their reset inputs.
- the PUP signal operates to allow the flip-flops 876 and 878 to operate when power is established.
- the output of the flip-flop 878 is the polarity indicator 620 .
- the comparator 874 latches the difference signal output from the switched capacitor differentiator 806 using the PA 2 clock. After settling, the flip-flop 876 latches in response to the PA 1 clock.
- the output of the flip-flop 876 is then resynced with the chop clock 322 to generate polarity indicator 620 .
- FIG. 9 shows an exemplary detailed embodiment of the chopper noise null servo 606 shown in FIG. 6 .
- the chopper noise null servo 606 comprises an AC coupled gain stage 902 , a switch capacitor differentiator 904 , and a switch capacitor integrator 906 .
- the chopper noise null servo 606 also includes bias amplifier 962 and NOCG 964 .
- the bias amplifier 962 receives a bias input signal at its non-inverting input.
- the bias input signal is created by the resistors 966 and 968 that are coupled between VDD and the signal ground.
- the resistors 966 and 968 have identical resistance values, however, in other embodiments, the resistors 966 and 968 have different resistance values.
- the amplifier 962 generates a second common mode signal (VCM 2 ) at its output and this second common mode signal is input to other sections of the chopper noise null servo 606 as described below.
- the non-overlapping clock generator 964 comprises circuitry similar to the non-overlapping clock generator 612 shown in FIG. 7 .
- the NOCG 964 receives the polarity phased servo clock 622 and generates non-overlapping phases of the polarity phased servo clock 622 that are designated (PB 1 ) and (PB 2 ), which are input to other sections of the chopper noise null servo 606 as described below.
- the chopper noise null servo 606 operates to receive the VREF 358 and VCM 2 signals and generates the delay control signal (VCNTL) 616 , which controls phase adjustment of the PH 1 and PH 2 filter clocks relative the chop clock 322 to eliminate or reduce chopper noise on the VREF 358 signal.
- VNTL delay control signal
- the AC coupled gain stage 902 receives the VREF 358 and VCM 2 signals and provides an AC gain of approximately ( ⁇ 250) around the chop clock frequency.
- the switched capacitor differentiator 904 takes the difference between the voltage at the output of amplifier 908 at phase PB 1 and the voltage at phase PB 2 and provides an amplified difference signal at the output of amplifier 922 .
- the switched capacitor integrator 906 performs a cumulative sum of those differences. Initially, the differences may be large but will step closer and closer to a settling point.
- the AC coupled gain stage 902 comprises amplifier 908 that receives the VCM 2 signal at a non-inverting input terminal.
- the VREF signal 358 is received at a first terminal of resistor 910 .
- a second terminal of the resistor 910 is connected to a first terminal of capacitor 912 .
- a second terminal of capacitor 912 is connected to an inverting input of the amplifier 908 .
- the inverting input terminal of the amplifier 908 is connected to a first terminal of resistor 914 and a first terminal of capacitor 920 .
- a second terminal of the resistor 914 is connected to a first terminal of resistor 918 and a first terminal of resistor 916 .
- a second terminal of resistor 918 is connected to receive the VCM 2 signal.
- An output of the amplifier 908 is connected to a second terminal of resistor 916 and a second terminal of capacitor 920 .
- the AC coupled gain stage 902 provides a gain of at least two hundred ( 200 ) at the frequency of the chop clock 322 .
- the switched capacitor differentiator 904 comprises amplifier 922 having a non-inverting input terminal connected to receive the VCM 2 signal.
- the output of the amplifier 908 is input to a first terminal of capacitor 924 .
- a second terminal of capacitor 924 is connected to a first terminal of switch 928 , a first terminal of switch 930 , and a first terminal of capacitor 926 .
- a second terminal of switch 928 is connected to receive the VCM 2 signal and a third terminal of the switch 928 is connected to receive the PB 1 clock.
- a second terminal of capacitor 926 is connected to a first terminal of switch 932 and an inverting input terminal of the amplifier 922 .
- a second terminal of the switch 930 is connected to a second terminal of switch 932 , a first terminal of switch 936 , and a first terminal of capacitor 934 .
- Amplifier 922 has an output terminal that is connected to a second terminal of capacitor 934 , a second terminal of switch 936 .
- the switch 928 and the switch 932 are opened and closed in response to the PB 1 clock signal.
- Switch 930 is open and closed in response to the PB 2 clock signal.
- the switch 936 is open and closed in response to the PUP signal.
- a clamping circuit is formed by PNP bipolar transistor 938 and PNP bipolar transistor 940 .
- the output terminal of the amplifier 922 is connected to an emitter terminal of transistor 940 and a base terminal of transistor 938 .
- Collector terminals of the transistors 938 and 940 are connected to signal ground.
- An emitter terminal of transistor 938 and a base terminal of transistor 940 are connected to the inverting input of the amplifier 922 .
- the clamping circuit formed by the transistors 938 and 940 operates to clamp the output of the amplifier 922 . In an exemplary embodiment, if the output of the amplifier 922 is positive, the output is clamped to approximately the VBE of transistor 940 . If the output of amplifier 922 is negative, the output is clamped to approximately the VBE of transistor 938 .
- the switched capacitor differentiator 904 provides a gain of approximately fourteen (14), and correlated double sampling offset removal.
- the switched cap differentiator 904 computes V(PH 1 )-V(PH 2 ) which serves as a synchronous detector for voltage changes between PH 1 and PH 2 , indicative of chopper noise.
- the switch capacitor integrator 906 comprises amplifier 942 that has a non-inverting input terminal connected to receive the VCM 2 signal. An output of amplifier 922 is connected to a first terminal of switch 944 . A second terminal of the switch 944 is connected to a first terminal of switch 948 , and a first terminal of capacitor 946 . A second terminal of capacitor 946 is connected to a first terminal of switch 950 , a first terminal of switch 952 and a first terminal of capacitor 960 .
- a second terminal of capacitor 960 is connected to a first terminal of switch 954 and an inverting input of amplifier 942 .
- a second terminal a switch 950 is connected to receive the VCM 2 signal.
- a second terminal of switch 954 is connected to a second terminal of switch 952 , a first terminal of switch 958 , and a first terminal of capacitor 956 .
- output terminal of amplifier 942 is connected to a second terminal of capacitor 956 and a second terminal of capacitor 958 .
- the output terminal of the amplifier 942 also outputs the VCNTL signal 616 .
- the switch 948 and the switch 952 are opened and closed in response to the PB 1 signal.
- the switch 950 , the switch 954 , and the switch 944 are open and closed in response to the PB 2 signal.
- the switch 958 is normally open and thereafter closed when the PUP signal is active.
- the switched capacitor integrator 906 provides a gain of approximately ( 1/12) and correlated double sampling offset removal. Integrator 906 generates a cumulative sum of the output of the differentiator 904 , which is then output as VCNTL 616 .
- VCNTL 616 When the chopper noise is large the integrator will generate large steps in VCNTL 616 to quickly begin to reduce the chopper noise. As the chopper noise is reduced the integrator generates smaller and smaller steps in VCNTL 616 . If the loop should start up with too much VCNTL 616 the differentiator will generate an output opposite to the usual sign and the integrator will generate steps in the negative direction until the correct VCNTL 616 has been reached and the loop settles.
- the switched capacitor differentiator 904 and integrator 906 will generate a VCNTL voltage 616 that increases or decreases when there is a positive step voltage at VREF voltage during chopper noise null servo clock phase CP 1 depending upon the polarity indicator 620 .
- the correct polarity will cause the differentiator 904 and integrator 906 to generate a VCNTL 616 signal that exhibits negative feedback, which is desired.
- the wrong polarity will cause differentiator 904 and integrator 906 to generate a VCNTL 616 that exhibits positive feedback within the chopper servo null loop and the chopper servo null loop may increase, not decrease, chopper noise at the VREF output.
- FIG. 10 shows an exemplary detailed embodiment of the voltage controlled delay 610 shown in FIG. 6 .
- the chop clock 322 is input into a gate terminal of transistor 1016 and a gate terminal of transistor 1014 , which form inverter buffer 1028 .
- the delay control signal (VCNTL) 616 is received and input to a first terminal of resistor 1002 .
- a second terminal of the resistor 1002 is connected to a drain terminal of transistor 1004 , a gate terminal of transistor 1004 , a gate terminal of transistor 1006 , and a gate terminal of transistor 1018 .
- the transistors 1004 , 1006 , and 1008 form current mirror 1024 .
- Source terminals of transistors 1004 , 1006 , and 1018 are connected to a signal ground.
- a drain terminal of transistor 1006 is connected to drain and gate terminals of transistor 1010 .
- a source terminal of transistor 1010 is connected to drain and gate terminals of transistor 1008 .
- a source terminal of transistor 1008 is connected to
- the gate terminal transistor 1008 is connected to a gate terminal of transistor 1012 .
- a source terminal of the transistor 1012 is connected to the supply voltage and a drain terminal of the transistor 1012 is connected to a source terminal of transistor 1014 .
- the transistors 1008 and 1012 form current mirror 1026 .
- a drain terminal of transistor 1014 is connected to a drain terminal of transistor 1016 .
- a source terminal of transistor 1016 is connected to a drain terminal of transistor 1018 .
- a drain terminal of transistor 1014 is connected to gate terminals of transistors 1020 and 1022 , which form inverter buffer 1030 .
- Capacitor 1032 has a first terminal connected to the drain terminal of transistor 1014 and a second terminal connected to the signal ground.
- a source terminal of transistor 1020 is connected to the supply voltage and a source terminal of transistor 1022 is connected to the signal ground. Drain terminals of the transistors 1020 and 1022 are connected together at an output node 1034 and the delayed filter clock signal 618 is output from the output node 1034 .
- the resistor 1002 has a resistance of approximately 85 KOhm and the capacitor 1032 has a capacitance value of approximately 0.12 Pico farads.
- the VCNTL voltage signal 616 is converted to a current by resistor 1002 and this current signal is input to the current mirror 1024 .
- the current flowing through transistor 1006 is mirrored by the current flowing through transistors 1004 and 1018 .
- the current flowing through transistor 1006 also flows through transistor 1008 and this current is mirrored by the current flowing through the transistor 1012 .
- the chop clock 322 is input to the inverter buffer 1028 , which acts like a switch to allow current to flow through transistor 1014 to the capacitor 1032 or from the capacitor through transistor 1016 .
- the capacitor 1032 effectuates a delay.
- a triangle waveform is generated at the node that is common to the drains of the transistors 1014 and 1016 .
- the inverter buffer 1030 then converts this triangle wave to the delayed filter clock 618 .
- FIG. 11 shows timing diagrams that illustrate the operation of the offset sign detector 602 shown in FIG. 6 .
- the V 1 + 324 signal shown at 1102 is received at the first AC coupled gain stage 802 .
- the signal is amplified as discussed above and the output of the amplifier 810 is shown at 1104 .
- This signal is then input to the second AC coupled gain stage 804 and the output of the amplifier 828 is shown at 1106 .
- the output of the second AC coupled gain stage 804 is input to the switched capacitor differentiator 806 and the output of amplifier 850 is shown at 1108 .
- This output represents the polarity indicator 620 . It should be noted that the power up process holds the output of amplifier 850 low for approximately the first 22 microseconds.
- FIG. 12 shows timing diagrams that illustrate the operation of the chopper noise null servo 606 shown in FIG. 6 .
- the VREF 358 signal shown at 1202 is input to the first AC coupled gain stage 902 .
- the output of the first AC coupled gain stage is provided at the output of the amplifier 908 , which is shown at 1204 .
- the output of the amplifier 908 is input to the switched capacitor differentiator 904 , which generates an amplified difference between the first and second clock phases (P 2 A, P 2 B). This difference is provided at the output of the amplifier 922 and shown at 1206 .
- the output of the amplifier 922 is input to the switched capacitor integrator 906 .
- the switch capacitor integrator 906 generates the VCNTL signal 616 at the output of the amplifier 942 , which is shown at 1208 .
- FIG. 13 shows timing diagrams that illustrate how the chop clock 322 is adjustably delayed to generate the filter clocks that reduce chopper noise on the VREF signal.
- the chop clock 322 is shown at 1304 .
- the chop clock 322 is delayed to generate a delayed chop clock 618 (shown at 1306 ) that is used to generate the filter clocks (PH 1 , PH 2 ).
- the initial delay 1314 is approximately 21 nanoseconds.
- the chop clock 322 is shown at 1310 .
- the chop clock 322 is adjustably delayed by the generation of the VCNTL signal to generate a delayed chop clock 618 (shown at 1312 ) that is used to generate the filter clocks (PH 1 , PH 2 ).
- the delay 1316 has changed to approximately 19 nanoseconds. The system will thereafter continuously adjust the delay to reduce chopper noise on the output of the filter 308 and thus on the VREF signal.
- FIG. 14 shows a graph that illustrates the overall operation of the CSA 102 to adjust the timing of the filter clocks relative to the chop clock to reduce chopper noise on the VREF signal.
- the positive output of the GM 1 stage 306 is a triangle waveform 1402 that is input to the switched capacitor filter 308 .
- the switched capacitor filter 308 operates in response to the first (PH 1 ) and second (PH 2 ) filter clocks, which operate in the regions 1404 and 1406 , respectively.
- the filtering does not align with the triangle wave's passage through ground, a small error voltage results, which is illustrated at 1412 and 1418 .
- the filter clocks are adjustably delayed such that the filtering during phase 1 and phase 2 aligns with the triangle wave's passage through ground.
- the filter clocks are adjusted by the time delays shown at 1408 and 1410 .
- the adjustment to the delay of the filter clock phases results in a reduction in the delay time error and shrinks the corresponding voltage error, during both filter phases.
- the error voltages 1414 and 1416 represent a square wave error voltage that appears on the filter output during both phases, and which is gradually reduced as the filter clocks (PH 1 , PH 2 ) are time adjusted. As a result, the chopper noise on the VREF signal is reduced.
- FIG. 15 shows a method 1500 for operating an exemplary embodiment of a chopper stabilized amplifier with synchronous switched capacitor noise filtering to reduce chopper noise on the output signal.
- the method is suitable for use with the CSA 102 shown in FIG. 3 .
- a chop clock is received.
- the chop clock 322 is received by the CSA 102 shown in FIG. 2 and FIG. 3 .
- an input signal is amplified using a first GM stage that includes input and output chopper circuits that operate using the received chop clock.
- the chopped GM stage 306 amplifies the input voltages (VIN+, VIN ⁇ ) to generate an output signal (V 1 +) 324 and (V 1 ⁇ ) 326 using input ( 420 ) and output ( 422 ) chopping circuits and the GM stage 410 .
- switched capacitor filter clocks are generated.
- the non-overlapping clock generator 612 generates the switched capacitor filter clocks (PH 1 , PH 2 ) based on a delayed version of the chop clock 322 .
- the output of the chopped GM stage is filtered by a switched capacitor filter using the filter clocks generated at block 1506 .
- the output (V 1 +, V 1 ⁇ ) of the chopped GM stage 306 is filtered using the switch capacitor filter 308 that operates utilizing the filter clocks (PH 1 , PH 2 ) to generate a filtered output (V 1 F+, V 1 F ⁇ ).
- the outputs of the switched capacitor filter are amplified using a second (GM) stage.
- the outputs (V 1 F+, V 1 F ⁇ ) of the switch capacitor filter 308 are amplified using the GM 2 stage 310 to generate outputs (V 2 +) 332 and (V 2 ⁇ ) 334 .
- the outputs of the GM 2 stage are amplified using a 3rd (GM) stage.
- the outputs (V 2 +, V 2 ⁇ ) from the GM 2 stage 310 are input to the GM 3 stage 315 to generate an amplified (V 3 ) output signal 336 .
- the input voltages are amplified by a fourth (GM) stage to generate amplified voltages that are input to the GM 3 stage.
- the input voltages (VIN+, VIN ⁇ ) are input and amplified by the GM 4 stage 318 to generate amplified voltages (V 4 +) 346 and (V 4 ⁇ ) 348 that are input to the GM 3 stage 312 .
- the signals V 4 + and V 4 ⁇ represent feedforward signals to the GM 3 stage.
- the output of the GM 3 stage is fed back to previous GM stages utilizing a modified nested miller compensation circuit.
- the output (V 3 ) 336 of the GM 3 stage 312 is input to the modified nested miller compensation circuit 320 .
- the capacitor 354 provides a feedback path to the input of the GM 3 stage 312 .
- the capacitor 352 forms a feedback path to the input of the GM 2 stage 310 .
- the capacitor 350 forms a feedback path to the input of the filter 308 .
- the capacitor 356 couples the non-inverting input terminal of the GM 3 stage 312 to the signal ground.
- the output of the GM 3 stage is filtered using a low pass filter.
- the (V 3 ) output 336 of the GM 3 stage 312 is filtered using the single pole filter 314 to generate the filter output 338 .
- the output of the single pole filter is buffered to generate the voltage reference signal (VREF).
- the output 338 of the filter 314 is buffered by the wideband buffer 316 to generate the reference voltage (VREF) signal 358 .
- the filter clocks that are input to the switch capacitor filter are adjusted to reduce chopper noise on the VREF signal.
- the filter timing adjuster 304 adjusts the phases of the filter clocks (PH 1 and (PH 2 ) with respect to the chop clock 322 to reduce the level of chopping noise that appears in the VREF signal.
- a more detailed description of the operations performed at block 1522 is provided in the description of the method 1600 shown in FIG. 16 .
- FIG. 16 shows an exemplary method 1600 for operating a filter timing adjuster in a chopper stabilized amplifier with synchronous switched capacitor noise filtering to reduce chopper noise on the output signal.
- the method is suitable for use with the filter timing adjuster 304 shown in FIG. 6 .
- the method 1600 is suitable for use at block 1522 of the method 1500 .
- an offset indicator is generated using the chop clock and an output of the first GM stage.
- the offset sign detector 602 operates to receive the chop clock 322 and the V 1 + 324 output of the GM 1 stage 306 and generates the polarity indicator 620 as described above.
- the polarity indicator is gated with the chop clock using an XOR gate to generate a polarity phased servo clock.
- the polarity indicator 620 and the chop clock 322 are input to XOR 604 .
- the XOR 604 generates the polarity phased servo clock 622 at its output port.
- a delay control voltage is generated using the polarity phase servo clock and the output reference voltage VREF.
- the chopper noise null servo 606 received the polarity phased servo clock 622 and the reference voltage VREF 358 and generates the delay control voltage 616 .
- a delayed chop clock is generated based on the delay control voltage.
- the voltage controlled delay 610 receives the chop clock 322 and the delay control voltage 616 and generates the delayed chop clock 618 .
- multiple phases of the filter clock are generated (or adjusted) using the delayed chop clock.
- the non-overlap clock generator 612 received the delayed chop clock 618 and generates multiple phases (PH 1 342 , PH 2 344 ) of the filter clock.
- the output of the GM stage 306 is filtered using the switch capacitor filter that is operated utilizing the filter clocks.
- switched capacitor filter 308 receives the output of the first GM stage 306 and filters this output utilizing the filter clocks PH 1 340 and PH 2 344 .
- the filter clocks PH 1 340 and PH 2 344 are continually adjusted by operation of the method 1600 such that the reduced chopper noise level on the VREF signal 358 is maintained.
- the method continues at block 1602 .
- FIG. 17 is an exemplary embodiment of a chopper stabilized amplifier apparatus 1700 that generates an output with reduced chopper noise.
- the apparatus 1700 is suitable for use as the CSA 102 shown in FIG. 3 .
- the apparatus 1700 comprises a chopper amplifier having an input that receives an input signal and an output that outputs an amplified signal.
- the chopper amplifier includes an input chopping circuit coupled to the input and an output chopping circuit coupled to the output, the input and output chopping circuits operate in response to a chop clock.
- the chopper amplifier comprises the GM 1 amplifier plus chop circuit 306 .
- the apparatus 1700 also comprises a first means ( 1704 ) for means for filtering the amplified signal to generate a filtered signal.
- the means for filtering operates in response to at least one filter clock.
- the means for filtering comprises a switched capacitor filter operated with filter clocks.
- the means for filtering 1704 comprises the switched capacitor filter 308 .
- the apparatus 1700 also comprises a second means ( 1706 ) for adjusting a phase of the filter clock relative to the chop clock to adjust the means for filtering to reduce chopper noise on the filtered signal.
- the means 1706 comprises the filter timing adjuster 304 .
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
Description
- This application is a continuation of, and claims priority under 35 U.S.C. §120 from, nonprovisional U.S. patent application Ser. No. 14/852,921 entitled “Chopper Stabilized Amplifier With Synchronous Switched Capacitor Noise Filtering,” filed on Sep. 14, 2015, now U.S. Pat. No. ______, the subject matter of which is incorporated herein by reference.
- The present disclosure relates generally to chopper stabilized voltage amplifiers and more particularly to chopper stabilized amplifiers with synchronous filtering.
- Solid state reference voltage generators include an amplifier that is used to generate a Direct Current (DC) reference voltage. During operation, chopping an input stage of the amplifier can cause an offset of the amplifier to appear as a square or triangle wave signal at the chopping frequency at the amplifier output. In addition, voltage spikes at the chopper clock edges can propagate through to the output due to amplifier internal feedthrough and through the feedback network from the input to the output. When the amplifier is being used to produce a reference DC voltage, the square wave signal and voltage spike noise are undesirable. A more robust solution is desired.
- A chopper stabilized amplifier with synchronous switched capacitor noise filtering is disclosed. In an exemplary embodiment, the novel amplifier reduces noise at the chopper frequency at the voltage output of the amplifier. A servo loop is included to continuously monitor the voltage output for noise at the chopper frequency. The servo loop continuously adjusts the delay of the capture time of a switched capacitor filter to optimally reduce the output noise at the chopper frequency. The amplifier also employs an ultra-wideband voltage follower stage at the amplifier output to absorb voltage spike noise at the output.
- The foregoing is a summary and thus contains, by necessity, simplifications, generalizations and omissions of detail; consequently is it appreciated that the summary is illustrative only. Still other methods, and structures and details are set forth in the detailed description below. This summary does not purport to define the invention. The invention is defined by the claims.
- The accompanying drawings, where like numerals indicate like components, illustrate embodiments of the invention.
-
FIG. 1 is a diagram of a digital to analog converter that includes an exemplary embodiment of a chopper stabilized amplifier with synchronous switched capacitor noise filtering. -
FIG. 2 is an exemplary detailed embodiment of a bandgap voltage generator shown inFIG. 1 that includes the chopper stabilized amplifier with synchronous switched capacitor noise filtering. -
FIG. 3 is an exemplary detailed embodiment of the chopper stabilized amplifier with synchronous switched capacitor noise filtering shown inFIG. 2 . -
FIG. 4 shows an exemplary detailed embodiment of a chopper amplifier shown inFIG. 3 . -
FIG. 5 shows an exemplary detailed embodiment of a switched capacitor filter shown inFIG. 3 . -
FIG. 6 shows an exemplary embodiment of a filter timing adjuster shown inFIG. 3 . -
FIG. 7 shows an exemplary detailed embodiment of a non-overlap clock generator shown inFIG. 6 . -
FIG. 8 is an exemplary detailed embodiment of an offset sign detector shown inFIG. 6 . -
FIG. 9 is an exemplary detailed embodiment of a chopper noise null servo shown inFIG. 6 . -
FIG. 10 is an exemplary detailed embodiment of a voltage controlled delay shown inFIG. 6 . -
FIG. 11 shows timing diagrams that illustrate the operation of the offset sign detector shown inFIG. 6 . -
FIG. 12 shows timing diagrams that illustrate the operation of the chopper noise null servo shown inFIG. 6 -
FIG. 13 shows timing diagrams that illustrate how a chop clock is delayed to generate the filter clocks that reduce chopper noise on an output voltage signal. -
FIG. 14 shows a graph that illustrates the overall operation of an exemplary embodiment of a chopper stabilized amplifier with synchronous switched capacitor noise filtering to adjust the timing of the filter clocks relative to the chop clock to reduce chopper noise on an output voltage signal. -
FIG. 15 shows a method for operating an exemplary embodiment of a chopper stabilized amplifier with synchronous switched capacitor noise filtering to reduce chopper noise on an output signal. -
FIG. 16 shows an exemplary method for operating a filter timing adjuster in a chopper stabilized amplifier with synchronous switched capacitor noise filtering to reduce chopper noise on an output signal. -
FIG. 17 is an exemplary embodiment of a chopper stabilized amplifier apparatus that generates and output with reduced chopper noise. -
FIG. 1 is a diagram of a digital to analog converter (DAC)system 100 that includes an exemplary embodiment of a chopper stabilized amplifier with synchronous switched capacitor noise filtering 102. Thesystem 100 includesDAC 104 and bandgap voltage generator (BG) 106. During operation, theBG 106 generates a reference voltage signal (VREF) that is input to theDAC 104. TheDAC 104 uses the VREF signal to convert adigital code 108 to acorresponding output voltage 110. - In an exemplary embodiment, the BG 106 includes the chopper stabilized amplifier with synchronous switched capacitor noise filtering 102. For clarity, the chopper stabilized amplifier with synchronous switched capacitor noise filtering 102 is also referred to herein as “CSA” 102. In an exemplary embodiment, the CSA 102 generates the VREF signal having less chopper noise when compared to conventional chopper amplifiers. This reduced noise level results in improved performance of the
system 100. More detailed descriptions of the design and operation of the CSA 102 are provided below. -
FIG. 2 is an exemplary detailed embodiment of thebandgap voltage generator 106 shown inFIG. 1 . As shown inFIG. 2 , the BG 106 includes the CSA 102. - The
BG 106 includestransistors resistors capacitor 216. In the exemplary embodiment shown inFIG. 2 , thetransistor 208 comprises 14 parallel transistors, each matched totransistor 206. - The
BG 106 generates a signal VBEH 202 at an emitter terminal of thetransistor 206, and also generates asignal VBEL 204 at an emitter terminal of thetransistor 208. Thetransistors transistor 206 is also connected to a first terminal of theresistor 210. A second terminal of theresistor 210 is connected to anoutput terminal 220. The emitter terminal of thetransistor 208 is also connected to a first terminal of theresistor 214 and a second terminal of theresistor 214 is connected to a first terminal of theresistor 212 and a first terminal of thecapacitor 216. Second terminals of theresistor 212 andcapacitor 216 are connected to theoutput terminal 220. - The
voltage VBEH 202 is applied to the positive input ofCSA 102 as a VIN+input. Because RF1=RF2 and because the voltage between the + and − inputs toCSA 102 is very small, the VREF signal that appears atnode 220 will cause identical voltages across RF1 and RF2 and thus identical currents to flow through RF1 and RF2. Because the current density is 14 times lower at Q2 than at Q1, VBEL will be a lower voltage than VBEH and the voltage difference DVBE=(VBEH−VBEL)=(kT/q) (1n(14)) will be dropped acrossresistor RC 214. Here k is Boltzmann's constant, q is the charge of an electron, T is temperature in degrees Kelvin and the factor of 14 is the ratio of the current densities at Q1 to Q2. DVBE increases as temperature increases. VBEH decreases as temperature increases, approximately given by VBEH=VGO−(kT/q)1n(I0/IQ1) where VGO is the bandgap voltage for silicon, I0 is a processing constant describing Q1 and IQ1 is the current flowing through the emitter of Q1. When the ratio RF1/RC is chosen to generate the VREF signal atnode 220, the voltage increase with temperature atnode 220 due to DVBE nearly exactly cancels the voltage decrease due to VBEH 202 and the circuit implements a bandgap dc voltage reference. - The
CSA 102 also receives a chop clock (FCHOP) 218 that is used to drive internal chopping circuits. TheCSA 102 also includes switched capacitor filtering and other synchronization circuitry not shown inFIG. 2 but shown in greater detail inFIG. 3 . During operation, theCSA 102 operates to generate the VREF signal atnode 220 exhibiting less chopper noise than conventional chopper stabilized amplifiers. -
FIG. 3 is an exemplary detailed embodiment of the chopper stabilized amplifier with synchronous switched capacitor noise filtering 102 shown inFIG. 1 andFIG. 2 . TheCSA 102 comprisesfilter timing adjuster 304, GM1 amplifier pluschop circuit 306, switchedcapacitor filter 308,GM2 amplifier 310,GM3 amplifier 312,GM4 amplifier 318,filter stage 314,buffer 316, and modified nestedmiller compensation circuit 320. - In an exemplary embodiment, a
chop clock 322 is input to the GM1 amplifier pluschop circuit 306 and thefilter timing adjuster 304. In an exemplary embodiment, thechop clock 322 is a square wave having a frequency of approximately 400 KHz. The GM1 amplifier pluschop circuit 306 receives input voltages (VIN+, VIN−) and generates output voltages (V1+) 324 and (V1−) 326 that are input to the switchedcapacitor filter 308. In an exemplary embodiment, the amplified signalsV1+ 324 and V1− 326 may include an amount of noise (e.g., chopper noise) as a result of the operation of the GM1 amplifier pluschop circuit 306. - The
filter 308 filters the input signals it receives to generate filtered output signals (V1F+) 328 and (V1F−) 330. Thefilter 308 performs a filtering function utilizing filter clocks (PH1) 342 and (PH2) 344 received from thefilter timing adjuster 304. Due to variation of semiconductor processing steps, component mismatch and/or change in operating conditions, the delay from the chop clock to the chopper-caused noise at V1+, V1− will vary. In an exemplary embodiment, thefilter timing adjuster 304 operates to adjust the delay of thePH1 342 andPH2 344 clock signals to reduce the amount of chopper noise that appears at the output of the switchedcapacitor filter 308. - The outputs (328, 330) of the
switch capacitor filter 308 are input to theGM2 amplifier 310 to generate outputs (V2+) 332 and (V2−) 334. The outputs V2+ 332 and V2− 334 from theGM2 amplifier 310 are input to theGM3 amplifier 312. The input voltages (VIN+, VIN−) are also input to theGM4 amplifier 318 to generate outputs V4+ 346 and V4− 348 that are also input to theGM3 amplifier 312. TheGM3 amplifier 312 amplifies the signals at its inputs to generateoutput V3 336. The amplifier GM4 provides a feed-forward path for the input signals that controls the output during transients. Amplifiers GM4 and GM2 are designed with very low open-loop gain. Amplifier GM1 is designed for very high open-loop gain. The amount of chopper noise suppression is proportional to the difference in the open-loop gains of these amplifiers, e.g., [noise suppression=(Aol GM1)−(Aol GM4)]. Amplifier GM3 combines the filtered and fed-forward signals and may be of only moderate open-loop gain because of the gain (Aol GM4) in front of it. - The
output V3 336 is input to a modified nestedmiller compensation circuit 320 that comprisescapacitors capacitor 354 is connected to theoutput V3 336 and at a first compensation output, a second terminal of thecapacitor 354 is connected to the inverting input terminal of theGM3 amplifier 312. At the compensation input, a first terminal of thecapacitor 352 is connected to theoutput V3 336 and at a second compensation output, a second terminal of thecapacitor 352 is connected to the non-inverting input terminal of theGM2 amplifier 310. At the compensation input, a first terminal of thecapacitor 350 is connected to theoutput V3 336, and at a third compensation output, a second terminal of thecapacitor 350 is connected to theoutput V1+ 324 of the GM1 amplifier pluschopper circuit 306. A first terminal of thecapacitor 356 is connected to the non inverting input terminal of theGM2 amplifier 312 and a second terminal of thecapacitor 356 is connected to a signal ground. Thecapacitor 360 is connected between the non-inverting output of theGM1 amplifier 306 and the signal ground. - The
output V3 336 of theGM3 amplifier 312 is input to thefilter 314 to generate filteredoutput 338. In an exemplary embodiment, thefilter 314 is a simple RC filter. In other embodiments, thefilter 314 is a more complex filter. The filteredoutput 338 is input to a non-inverting input terminal of thebuffer amplifier 316 and buffered to generate theVREF signal 358. In an exemplary embodiment, thebuffer amplifier 316 comprises a super wideband amplifier that absorbs noise glitches that may occur at the edges of the chop clock. - The
filter timing adjuster 304 receives theVREF signal 358, thechop clock 322, and theV1+ output 324 of the GM1 amplifier pluschopper circuit 306. Thefilter timing adjuster 304 utilizes the signals it receives to generate the filter clocksPH1 342 andPH2 344. - During operation the
filter timing adjuster 304 adjusts the phases of the filter clocksPH1 342 andPH2 344 with respect to thechop clock 322 to reduce or eliminate the amount of chopper noise that appears at the output of thefilter 314, and correspondingly, on theVREF signal 358. -
FIG. 4 shows an exemplary embodiment of the GM1 amplifier pluschopper circuit 306 shown inFIG. 3 . In an exemplary embodiment the GM1 amplifier pluschopper circuit 306 includes aninput chopper circuit 420 and anoutput chopper circuit 422. Theinput chopper circuit 420 comprisesswitches output chopper circuit 422 comprisesswitches switches chop clock 322. Theswitches chop clock 322. For example, when the first phase (CP1) of thechop clock 322 is in a high voltage stage (logic high), theswitches chop clock 322 is in a low voltage stage (logic low), theswitches switches chop clock 322 in a similar fashion. - The
chop clock 322 is received at the GM1 amplifier pluschopper circuit 306 and is separated into the phase 1 chop clock (CP1) and the phase 2 chop clock (CP2) utilizing a non-overlapping clock generator (NOCG) 420. An exemplary embodiment and detailed description of theNOCG 420 is provided with reference toFIG. 7 . The negative input voltage (VIN−) is received at the input ofswitches switches switches switch 402 and the output ofswitch 406 are coupled together at a first input ofGM1 amplifier 410. The output ofswitch 404 and the output ofswitch 408 are coupled together at a second input of theGM1 amplifier 410. TheGM1 amplifier 410 operates to amplify the signals at its input terminals to generate amplified signals at its output terminals. In an exemplary embodiment, theGM1 amplifier 410 comprises a two-stage folded cascade amplifier. - A first output (inverted) of
GM1 stage 410 is coupled to inputs ofswitch GM1 stage 410 is coupled at the inputs ofswitch switches switches switches -
FIG. 5 shows an exemplary detailed embodiment of the switchedcapacitor filter 308 shown inFIG. 3 . Theswitch capacitor filter 308 comprisesswitches switch capacitor filter 308 also comprisesswitches filter 308 are implemented as transmission gates. Theswitch capacitor filter 308 receives the first phase (PH1) 342 and the second phase (PH2) 344 of the filter clock output from thefilter timing adjuster 304. Each of the switches 502-516 opens and closes in response to the filter clock phase that it receives. - The
filter 308 receives the voltage signals (V1+) 324 and (V1−) 326 from the output of the GM1 amplifier pluschopper circuit 306. TheV1+ signal 324 is input to theswitches switches - The output of
switch 502 is input to theswitch 510 usingsignal line 518. The output ofswitch 504 is input to switch 512 usingsignal line 520. The output ofswitch 506 is input to switch 514 usingsignal line 522. Theoutput 508 is input to switch 506 usingsignal line 524. - A
first capacitor 526 is connected between thesignal line 518 and signal ground. Asecond capacitor 528 is connected between thesignal line 520 and the signal ground. A third capacitor 530 is connected between thesignal line 522 and the signal ground. Afourth capacitor 532 is connected between thesignal line 524 and the signal ground. In an exemplary embodiment, the capacitors shown inFIG. 5 have capacitance values of approximately 4.3 Pico farads. - The outputs of
switches switch capacitor filter 308. The first output ofswitch capacitor filter 308 provides the (V2+) 328 voltage output. A second output ofswitch capacitor 308 provides the (V2−) 330 voltage output.Capacitor 534 is connected between theV2+ 328 and V2− 330 outputs. - During the operation the
input voltages filter 308 by the switches 502-516 to charge and discharge thecapacitors chop clock 322 by thefilter timing adjuster 304 to reduce or eliminate the amount of chopper noise that appears on the output signals 328 and 330. -
FIG. 6 shows an exemplary embodiment of thefilter timing adjuster 304 shown inFIG. 3 . In an exemplary embodiment thefilter timing adjuster 304 comprises offsetsign detector 602,XOR 604, chopper noisenull servo 606, voltage controlleddelay 610, andnon-overlap clock generator 612. - In an exemplary embodiment, the offset
sign detector 602 receives thechop clock 322 and the (V1+) 324 output. The offsetsign detector 602 operates to generate apolarity indicator 620 that is input toXOR device 604. In an exemplary embodiment, the offset between the inputs of the choppedtransimpedance amplifier GM1 306 causes triangular waves at the chop clock frequency at amplifier outputs V1+ and V1−. Positive polarity dc offsets at VIN+ to VIN− causes triangular waves that ramp upward during PH1 and back down during PH2. Negative polarity offset at VIN+ to VIN− causes triangular waves that ramp down during PH1 and up during PH2. The difference between the voltage at V1+ at the end of PH1 minus the voltage at the end of PH2 will be positive for positive dc offset at VIN+ to VIN−, and the difference will be negative for negative dc offset at VIN+ to VIN−. In an exemplary embodiment the peak to peak amplitude of the triangle wave is approximately 2.5 times the dc offset amplitude. - Thus the triangle wave at V1+ and a chop clock, which locally generates a copy of PH1 and PH2 (denoted PA1 and PA2) can be used to determine the polarity of the dc offset.
- The
XOR device 604 also receives thechop clock 322 as a second input. The output of theXOR device 604 is a polarity phasedservo clock 622 that is an inverted chop clock for one detected polarity of the output of the offsetsign detector 602 and a non-inverted chop clock for the other polarity of the output of the offsetsign detector 602. In an exemplary embodiment, the XOR gate receives thechop clock 322 and thepolarity indicator 620 and outputs the polarity phasedservo clock 622 that is adjusted in phase by 0 or 180 degrees to reduce chopper noise for offsets of that polarity. - The chopper noise
null servo 606 receives the polarity phasedservo clock 622 and theVREF 358 signals and generates adelay control voltage 616 that is input to thevoltage control delay 610. In an exemplary embodiment, the chopper noisenull servo 606 generates thedelay control voltage 616 such that the filter clocks (PH1, PH2) are phase adjusted to reduce chopper noise on theVREF 358 signal. - The voltage controlled
delay 610 receives thechop clock 322 and thedelay control voltage 616 from the chopper noisenull servo 606. The voltage controlleddelay 610 delays thechop clock 322 in response to thedelay control voltage 616 to generate a delayedchop clock 618. - The
non-overlap clock generator 612 receives the delayedchop clock 618 from thevoltage control delay 610 and generates thefirst phase PH1 342 andsecond phase PH2 344 of the filter clock. The first and second filter clock phases PH1 and PH2 are used to adjust the switch timing of theswitch capacitor filter 308 to eliminate or reduce chopper noise on theVREF 358 signal. -
FIG. 7 shows an exemplary embodiment of thenon-overlap clock generator 612 shown inFIG. 6 . In an exemplary embodiment thenon-overlap clock generator 612 comprisesNAND gates clock generator 612 also comprisesinverters - The delayed
filter clock 618 is received at a first input ofNAND gate 702 and a first input ofinverter 706. The output of theinverter 706 is input to a first input ofNAND gate 704. An output ofNAND gate 702 is input to a second input of theNAND gate 704. The output ofNAND gate 704 is input to a second input ofNAND gate 702. - The output of
NAND gate 702 is input toinverter 710 and the output ofinverter 710 forms the first phase (PH1) 342 of the filter clock. The output ofNAND gate 704 is input toinverter 708 and the output ofinverter 708 forms a second phase (PH2) 344 of the filter clock. In an exemplary embodiment, thenon-overlap clock generator 612 operates to provide a non-overlap (NO) region at the transitions of the output clock phases. The NO region is in the range of 500 picoseconds to 2-3 nanoseconds or more. - Thus, in various exemplary embodiments the
non-overlap clock generator 612 operates to receive the delayedfilter clock input 618 and generate multiple non-overlapping clock phases for use by theswitch capacitor filter 308. - It should also be noted that the structure of the
non-overlapping clock generator 612 is also suitable for use as other non-overlapping clock generators described herein. For example, thenon-overlapping clock generator 420 shown inFIG. 4 , thenon-overlapping clock generator 882 shown inFIG. 8 , and thenon-overlapping clock generator 964 shown inFIG. 9 can all be implemented using the same circuit structure as thenon-overlapping clock generator 612 shown inFIG. 7 . -
FIG. 8 is an exemplary detailed embodiment of the offsetsign detector 602 shown inFIG. 6 . In an exemplary embodiment the offsetsign detector 602 comprises a first AC coupledgain stage 802, a second AC coupledgain stage 804, a switchedcapacitor differentiator 806, and anoutput stage 808. The offsetsign detector 602 also comprises abias amplifier 880 and anon-overlapping clock generator 882. Thebias amplifier 880 receives a bias input signal at its non-inverting input. The bias input signal is created by theresistors resistors resistors amplifier 880 generates a first common mode signal (VCM1) at its output and this first common mode signal is input to other sections of the offsetsign detector 602 as described below. - In an exemplary embodiment, the
non-overlapping clock generator 882 comprises circuitry similar to thenon-overlapping clock generator 612 shown inFIG. 7 . TheNOCG 882 receives thechop clock 322 and generates non-overlapping phases of the chop clock designated (PA1) and (PA2), which are input to other sections of the offsetsign detector 602 as described below. - During operation, the offset
sign detector 602 receives theV1+ signal 324 and the VCM1 signal and determines thepolarity indicator 620 that indicates how the filter clocks (PH1) 342 and (PH2) 344 are to be phase adjusted relative to thechop clock 322 to eliminate or reduce chopper noise on theVREF signal 358. - The first AC coupled
gain stage 802 comprisesamplifier 810 that has a non-inverting input coupled to receive the VCM1 signal. Thevoltage V1+ 324 is input to a first terminal ofresistor 812. A second terminal ofresistor 812 is connected to a first terminal ofcapacitor 814. A second terminal ofcapacity 814 is connected to an inverting input terminal of theamplifier 810. - The inverting input terminal of the
amplifier 810 is also connected to a first terminal ofresistor 816 and a first terminal ofcapacitor 818. An output terminal of theamplifier 810 is connected to a second terminal of theresistor 816 and a second terminal of thecapacitor 818. - A clamping circuit is formed by NMOS transistor 826 and
PMOS transistor 822. The output terminal of theamplifier 810 is connected to sources terminals of thetransistors 822 and 826. The inverting input of theamplifier 810 is connected to drain and gate terminals of thetransistor 822 and 826. The clamping circuit formed by thetransistors 822 and 826 operates to clamp the output of theamplifier 810. In an exemplary embodiment, if the output ofamplifier 810 is positive it is clamped to approximately the VGS of thePMOS transistor 822. If the output of theamplifier 810 is negative, it is clamped to approximately the VGS of NMOS transistor 826. - In an exemplary embodiment, the first AC coupled
gain stage 802 provides a gain of approximately twenty (20) at the chop clock frequency and is AC coupled to remove DC offset. - In an exemplary embodiment the second AC coupled
gain stage 804 comprisesamplifier 828. The output voltage of theamplifier 810 is connected to a first terminal ofcapacitor 830. A second terminal ofcapacitor 830 is connected to a first terminal of resistor 832 and a non-inverting input terminal of theamplifier 828. Aswitch 834 has first terminal that is connected to the non-inverting input ofamplifier 828. A second terminal of the resistor 832 is connected to a second terminal of theswitch 834 and also receives the VCM1 signal. Theswitch 834 also includes a third terminal to receive a power up (PUP) signal that closes the switch when the system power reaches a desired operating level. - The inverting terminal of the
amplifier 828 is connected to a first terminal ofresistor 836, a first terminal ofresistor 838, and a first terminal ofcapacitor 814. A second terminal of theresistor 836 is connected to receive the VCM1 signal. An output terminal of theamplifier 828 is connected to a second terminal of theresistor 838 and a second terminal of thecapacitor 840. - A clamping circuit comprises NMOS transistor 848 and
PMOS transistor 844. The output terminal of theamplifier 828 is connected the source terminals of thetransistors 848 and 844. The inverting input terminal of theamplifier 828 is connected to drain and gate terminals of thetransistors 848 and 844. The clamping circuit formed by thetransistors 848 and 844 operates to clamp the output of theamplifier 828. In an exemplary embodiment, if the output ofamplifier 828 is positive it is clamped to approximately the VGS of thePMOS transistor 844. If the output of theamplifier 828 is negative, it is clamped to approximately the VGS of NMOS transistor 848. - In an exemplary embodiment, the second AC coupled
gain stage 804 provides additional gain of approximately thirty-two (32) at the chop clock frequency. - In an exemplary embodiment, the switched
capacitor differentiator 806 comprises anamplifier 850. The output terminal of theamplifier 828 is connected to a first terminal ofcapacitor 852. A second terminal ofcapacitor 852 is connected to a first terminal ofswitch 856, a first terminal ofswitch 858, and a first terminal ofcapacitor 854. The second terminal of theswitch 856 is connected to receive the VCM1 signal. A second terminal ofcapacitor 854 is connected to an inverting terminal of theamplifier 850 and a first terminal of theswitch 860. A non-inverting terminal of theamplifier 850 is connected to receive the VCM1 signal. - A second terminal of the
switch 858 is connected to a second terminal of theswitch 860. The second terminal of theswitch 860 is connected to a first terminal of thecapacitor 862 and a first terminal of theswitch 864. Theswitch 858 has a third terminal connected to receive the PA2 clock, theswitch 856 has a third terminal connected to receive the PA1 clock, and theswitch 860 has a third terminal connected to receive the PA1 clock. - An output of the
amplifier 850 is connected to a second terminal ofcapacitor 862 and a second terminal of theswitch 864. Theswitch 864 also has a third terminal connected to receive the PUP signal, which when active closes theswitch 864. - A clamping circuit is formed by
NMOS transistor 872 andPMOS transistor 868. The output terminal of theamplifier 850 is connected to source terminals of thetransistors amplifier 850 is connected to drain and gate terminals of thetransistors transistors amplifier 850. In an exemplary embodiment, if the output ofamplifier 850 is positive it is clamped to approximately the VGS of thePMOS transistor 868. If the output of theamplifier 850 is negative, it is clamped to approximately the VGS ofNMOS transistor 872. - In an exemplary embodiment, the switched
capacitor differentiator 806 takes a sample on phase PA1 and a sample on phase PA2 and subtracts the difference while providing a gain of approximately three (3) and removing offset from the input signal utilizing correlated double sampling offset removal. - In an exemplary embodiment, the
output stage 808 comprises low offset clockedcomparator 874, D-type flip-flop 876, and D-type flip-flop 878. The output terminal of theamplifier 850 is connected to a non-inverting terminal of thecomparator 874. An inverting input terminal of thecomparator 874 is connected to receive the VCM1 signal. Thecomparator 874 also receives the PA2 clock, which operates to clock the comparator output signal. - An output terminal of the
comparator 874 is connected to a D input of flip-flop 876, and a Q output of flip-flop 876 is connected to a D input of flip-flop 878. The PA1 clock is input to the clock terminal of flip-flop 876. The flip-flop 878 receives thechop clock 822 at its clock terminal. The flip-flops flops flop 878 is thepolarity indicator 620. During operation, thecomparator 874 latches the difference signal output from the switchedcapacitor differentiator 806 using the PA2 clock. After settling, the flip-flop 876 latches in response to the PA1 clock. The output of the flip-flop 876 is then resynced with thechop clock 322 to generatepolarity indicator 620. -
FIG. 9 shows an exemplary detailed embodiment of the chopper noisenull servo 606 shown inFIG. 6 . In an exemplary embodiment the chopper noisenull servo 606 comprises an AC coupledgain stage 902, aswitch capacitor differentiator 904, and aswitch capacitor integrator 906. The chopper noisenull servo 606 also includesbias amplifier 962 andNOCG 964. - The
bias amplifier 962 receives a bias input signal at its non-inverting input. The bias input signal is created by theresistors resistors resistors amplifier 962 generates a second common mode signal (VCM2) at its output and this second common mode signal is input to other sections of the chopper noisenull servo 606 as described below. - In an exemplary embodiment, the
non-overlapping clock generator 964 comprises circuitry similar to thenon-overlapping clock generator 612 shown inFIG. 7 . TheNOCG 964 receives the polarity phasedservo clock 622 and generates non-overlapping phases of the polarity phasedservo clock 622 that are designated (PB1) and (PB2), which are input to other sections of the chopper noisenull servo 606 as described below. - In an exemplary embodiment, the chopper noise
null servo 606 operates to receive theVREF 358 and VCM2 signals and generates the delay control signal (VCNTL) 616, which controls phase adjustment of the PH1 and PH2 filter clocks relative thechop clock 322 to eliminate or reduce chopper noise on theVREF 358 signal. - In an exemplary embodiment, the AC coupled
gain stage 902 receives theVREF 358 and VCM2 signals and provides an AC gain of approximately (×250) around the chop clock frequency. The switchedcapacitor differentiator 904 takes the difference between the voltage at the output ofamplifier 908 at phase PB1 and the voltage at phase PB2 and provides an amplified difference signal at the output ofamplifier 922. The switchedcapacitor integrator 906 performs a cumulative sum of those differences. Initially, the differences may be large but will step closer and closer to a settling point. - In an exemplary embodiment, the AC coupled
gain stage 902 comprisesamplifier 908 that receives the VCM2 signal at a non-inverting input terminal. TheVREF signal 358 is received at a first terminal ofresistor 910. A second terminal of theresistor 910 is connected to a first terminal ofcapacitor 912. A second terminal ofcapacitor 912 is connected to an inverting input of theamplifier 908. - The inverting input terminal of the
amplifier 908 is connected to a first terminal ofresistor 914 and a first terminal ofcapacitor 920. A second terminal of theresistor 914 is connected to a first terminal ofresistor 918 and a first terminal ofresistor 916. A second terminal ofresistor 918 is connected to receive the VCM2 signal. An output of theamplifier 908 is connected to a second terminal ofresistor 916 and a second terminal ofcapacitor 920. During operation, the AC coupledgain stage 902 provides a gain of at least two hundred (200) at the frequency of thechop clock 322. - In an exemplary embodiment, the switched
capacitor differentiator 904 comprisesamplifier 922 having a non-inverting input terminal connected to receive the VCM2 signal. The output of theamplifier 908 is input to a first terminal ofcapacitor 924. A second terminal ofcapacitor 924 is connected to a first terminal ofswitch 928, a first terminal ofswitch 930, and a first terminal ofcapacitor 926. - A second terminal of
switch 928 is connected to receive the VCM2 signal and a third terminal of theswitch 928 is connected to receive the PB1 clock. A second terminal ofcapacitor 926 is connected to a first terminal ofswitch 932 and an inverting input terminal of theamplifier 922. A second terminal of theswitch 930 is connected to a second terminal ofswitch 932, a first terminal ofswitch 936, and a first terminal ofcapacitor 934. -
Amplifier 922 has an output terminal that is connected to a second terminal ofcapacitor 934, a second terminal ofswitch 936. Theswitch 928 and theswitch 932 are opened and closed in response to the PB1 clock signal.Switch 930 is open and closed in response to the PB2 clock signal. Theswitch 936 is open and closed in response to the PUP signal. - A clamping circuit is formed by PNP
bipolar transistor 938 and PNPbipolar transistor 940. The output terminal of theamplifier 922 is connected to an emitter terminal oftransistor 940 and a base terminal oftransistor 938. Collector terminals of thetransistors transistor 938 and a base terminal oftransistor 940 are connected to the inverting input of theamplifier 922. The clamping circuit formed by thetransistors amplifier 922. In an exemplary embodiment, if the output of theamplifier 922 is positive, the output is clamped to approximately the VBE oftransistor 940. If the output ofamplifier 922 is negative, the output is clamped to approximately the VBE oftransistor 938. - In an exemplary embodiment, the switched
capacitor differentiator 904 provides a gain of approximately fourteen (14), and correlated double sampling offset removal. The switchedcap differentiator 904 computes V(PH1)-V(PH2) which serves as a synchronous detector for voltage changes between PH1 and PH2, indicative of chopper noise. - In an exemplary embodiment the
switch capacitor integrator 906 comprisesamplifier 942 that has a non-inverting input terminal connected to receive the VCM2 signal. An output ofamplifier 922 is connected to a first terminal ofswitch 944. A second terminal of theswitch 944 is connected to a first terminal ofswitch 948, and a first terminal ofcapacitor 946. A second terminal ofcapacitor 946 is connected to a first terminal ofswitch 950, a first terminal ofswitch 952 and a first terminal ofcapacitor 960. - A second terminal of
capacitor 960 is connected to a first terminal ofswitch 954 and an inverting input ofamplifier 942. A second terminal aswitch 950 is connected to receive the VCM2 signal. A second terminal ofswitch 954 is connected to a second terminal ofswitch 952, a first terminal ofswitch 958, and a first terminal ofcapacitor 956. And output terminal ofamplifier 942 is connected to a second terminal ofcapacitor 956 and a second terminal ofcapacitor 958. The output terminal of theamplifier 942 also outputs theVCNTL signal 616. - The
switch 948 and theswitch 952 are opened and closed in response to the PB1 signal. Theswitch 950, theswitch 954, and theswitch 944 are open and closed in response to the PB2 signal. Theswitch 958 is normally open and thereafter closed when the PUP signal is active. - In an exemplary embodiment, the switched
capacitor integrator 906 provides a gain of approximately ( 1/12) and correlated double sampling offset removal.Integrator 906 generates a cumulative sum of the output of thedifferentiator 904, which is then output asVCNTL 616. When the chopper noise is large the integrator will generate large steps inVCNTL 616 to quickly begin to reduce the chopper noise. As the chopper noise is reduced the integrator generates smaller and smaller steps inVCNTL 616. If the loop should start up with toomuch VCNTL 616 the differentiator will generate an output opposite to the usual sign and the integrator will generate steps in the negative direction until thecorrect VCNTL 616 has been reached and the loop settles. - In an exemplary embodiment, the switched
capacitor differentiator 904 andintegrator 906 will generate aVCNTL voltage 616 that increases or decreases when there is a positive step voltage at VREF voltage during chopper noise null servo clock phase CP1 depending upon thepolarity indicator 620. The correct polarity will cause thedifferentiator 904 andintegrator 906 to generate aVCNTL 616 signal that exhibits negative feedback, which is desired. The wrong polarity will causedifferentiator 904 andintegrator 906 to generate aVCNTL 616 that exhibits positive feedback within the chopper servo null loop and the chopper servo null loop may increase, not decrease, chopper noise at the VREF output. -
FIG. 10 shows an exemplary detailed embodiment of the voltage controlleddelay 610 shown inFIG. 6 . In an exemplary embodiment, thechop clock 322 is input into a gate terminal oftransistor 1016 and a gate terminal oftransistor 1014, which forminverter buffer 1028. The delay control signal (VCNTL) 616 is received and input to a first terminal ofresistor 1002. A second terminal of theresistor 1002 is connected to a drain terminal oftransistor 1004, a gate terminal oftransistor 1004, a gate terminal oftransistor 1006, and a gate terminal oftransistor 1018. Thetransistors current mirror 1024. Source terminals oftransistors transistor 1006 is connected to drain and gate terminals oftransistor 1010. A source terminal oftransistor 1010 is connected to drain and gate terminals oftransistor 1008. A source terminal oftransistor 1008 is connected to a supply voltage (VDD). - The
gate terminal transistor 1008 is connected to a gate terminal oftransistor 1012. A source terminal of thetransistor 1012 is connected to the supply voltage and a drain terminal of thetransistor 1012 is connected to a source terminal oftransistor 1014. Thetransistors current mirror 1026. A drain terminal oftransistor 1014 is connected to a drain terminal oftransistor 1016. A source terminal oftransistor 1016 is connected to a drain terminal oftransistor 1018. - A drain terminal of
transistor 1014 is connected to gate terminals oftransistors inverter buffer 1030.Capacitor 1032 has a first terminal connected to the drain terminal oftransistor 1014 and a second terminal connected to the signal ground. A source terminal oftransistor 1020 is connected to the supply voltage and a source terminal oftransistor 1022 is connected to the signal ground. Drain terminals of thetransistors output node 1034 and the delayedfilter clock signal 618 is output from theoutput node 1034. In an exemplary embodiment, theresistor 1002 has a resistance of approximately 85 KOhm and thecapacitor 1032 has a capacitance value of approximately 0.12 Pico farads. - During operation, the
VCNTL voltage signal 616 is converted to a current byresistor 1002 and this current signal is input to thecurrent mirror 1024. The current flowing throughtransistor 1006 is mirrored by the current flowing throughtransistors transistor 1006 also flows throughtransistor 1008 and this current is mirrored by the current flowing through thetransistor 1012. - The
chop clock 322 is input to theinverter buffer 1028, which acts like a switch to allow current to flow throughtransistor 1014 to thecapacitor 1032 or from the capacitor throughtransistor 1016. Thus, thecapacitor 1032 effectuates a delay. A triangle waveform is generated at the node that is common to the drains of thetransistors inverter buffer 1030 then converts this triangle wave to the delayedfilter clock 618. -
FIG. 11 shows timing diagrams that illustrate the operation of the offsetsign detector 602 shown inFIG. 6 . During operation, theV1+ 324 signal shown at 1102 is received at the first AC coupledgain stage 802. The signal is amplified as discussed above and the output of theamplifier 810 is shown at 1104. This signal is then input to the second AC coupledgain stage 804 and the output of theamplifier 828 is shown at 1106. The output of the second AC coupledgain stage 804 is input to the switchedcapacitor differentiator 806 and the output ofamplifier 850 is shown at 1108. This output represents thepolarity indicator 620. It should be noted that the power up process holds the output ofamplifier 850 low for approximately the first 22 microseconds. -
FIG. 12 shows timing diagrams that illustrate the operation of the chopper noisenull servo 606 shown inFIG. 6 . During operation, theVREF 358 signal shown at 1202 is input to the first AC coupledgain stage 902. The output of the first AC coupled gain stage is provided at the output of theamplifier 908, which is shown at 1204. The output of theamplifier 908 is input to the switchedcapacitor differentiator 904, which generates an amplified difference between the first and second clock phases (P2A, P2B). This difference is provided at the output of theamplifier 922 and shown at 1206. The output of theamplifier 922 is input to the switchedcapacitor integrator 906. Theswitch capacitor integrator 906 generates theVCNTL signal 616 at the output of theamplifier 942, which is shown at 1208. -
FIG. 13 shows timing diagrams that illustrate how thechop clock 322 is adjustably delayed to generate the filter clocks that reduce chopper noise on the VREF signal. In afirst graph 1302, thechop clock 322 is shown at 1304. In the early stages of operation (e.g., 20 microseconds after startup) thechop clock 322 is delayed to generate a delayed chop clock 618 (shown at 1306) that is used to generate the filter clocks (PH1, PH2). As can be seen ingraph 1302 theinitial delay 1314 is approximately 21 nanoseconds. - In a
second graph 1308, thechop clock 322 is shown at 1310. After approximately 100 microseconds of operation, thechop clock 322 is adjustably delayed by the generation of the VCNTL signal to generate a delayed chop clock 618 (shown at 1312) that is used to generate the filter clocks (PH1, PH2). As can be seen ingraph 1308 thedelay 1316 has changed to approximately 19 nanoseconds. The system will thereafter continuously adjust the delay to reduce chopper noise on the output of thefilter 308 and thus on the VREF signal. -
FIG. 14 shows a graph that illustrates the overall operation of theCSA 102 to adjust the timing of the filter clocks relative to the chop clock to reduce chopper noise on the VREF signal. As illustrated inFIG. 14 , the positive output of theGM1 stage 306 is atriangle waveform 1402 that is input to the switchedcapacitor filter 308. The switchedcapacitor filter 308 operates in response to the first (PH1) and second (PH2) filter clocks, which operate in theregions FIG. 14 , the filtering does not align with the triangle wave's passage through ground, a small error voltage results, which is illustrated at 1412 and 1418. During operation of theCSA 102, the filter clocks are adjustably delayed such that the filtering during phase 1 and phase 2 aligns with the triangle wave's passage through ground. For example, the filter clocks are adjusted by the time delays shown at 1408 and 1410. The adjustment to the delay of the filter clock phases results in a reduction in the delay time error and shrinks the corresponding voltage error, during both filter phases. For example, theerror voltages -
FIG. 15 shows amethod 1500 for operating an exemplary embodiment of a chopper stabilized amplifier with synchronous switched capacitor noise filtering to reduce chopper noise on the output signal. In an exemplary embodiment, the method is suitable for use with theCSA 102 shown inFIG. 3 . - At
block 1502, a chop clock is received. In an exemplary embodiment thechop clock 322 is received by theCSA 102 shown inFIG. 2 andFIG. 3 . - At
block 1504, an input signal is amplified using a first GM stage that includes input and output chopper circuits that operate using the received chop clock. For example, the choppedGM stage 306 amplifies the input voltages (VIN+, VIN−) to generate an output signal (V1+) 324 and (V1−) 326 using input (420) and output (422) chopping circuits and theGM stage 410. - At
block 1506, switched capacitor filter clocks are generated. In an exemplary embodiment thenon-overlapping clock generator 612 generates the switched capacitor filter clocks (PH1, PH2) based on a delayed version of thechop clock 322. - At
block 1508, the output of the chopped GM stage is filtered by a switched capacitor filter using the filter clocks generated atblock 1506. In an exemplary embodiment the output (V1+, V1−) of the choppedGM stage 306 is filtered using theswitch capacitor filter 308 that operates utilizing the filter clocks (PH1, PH2) to generate a filtered output (V1F+, V1F−). - At
block 1510, the outputs of the switched capacitor filter are amplified using a second (GM) stage. In an exemplary embodiment, the outputs (V1F+, V1F−) of theswitch capacitor filter 308 are amplified using theGM2 stage 310 to generate outputs (V2+) 332 and (V2−) 334. - At
block 1512, the outputs of the GM2 stage are amplified using a 3rd (GM) stage. In an exemplary embodiment, the outputs (V2+, V2−) from theGM2 stage 310 are input to the GM3 stage 315 to generate an amplified (V3)output signal 336. - At
block 1514, the input voltages are amplified by a fourth (GM) stage to generate amplified voltages that are input to the GM3 stage. In an exemplary embodiment, the input voltages (VIN+, VIN−) are input and amplified by theGM4 stage 318 to generate amplified voltages (V4+) 346 and (V4−) 348 that are input to theGM3 stage 312. The signals V4+ and V4− represent feedforward signals to the GM3 stage. - At
block 1516, the output of the GM3 stage is fed back to previous GM stages utilizing a modified nested miller compensation circuit. In an exemplary embodiment, the output (V3) 336 of theGM3 stage 312 is input to the modified nestedmiller compensation circuit 320. Thecapacitor 354 provides a feedback path to the input of theGM3 stage 312. Thecapacitor 352 forms a feedback path to the input of theGM2 stage 310. Thecapacitor 350 forms a feedback path to the input of thefilter 308. Thecapacitor 356 couples the non-inverting input terminal of theGM3 stage 312 to the signal ground. - At
block 1518, the output of the GM3 stage is filtered using a low pass filter. In an exemplary embodiment, the (V3)output 336 of theGM3 stage 312 is filtered using thesingle pole filter 314 to generate thefilter output 338. - At
block 1520, the output of the single pole filter is buffered to generate the voltage reference signal (VREF). In an exemplary embodiment, theoutput 338 of thefilter 314 is buffered by thewideband buffer 316 to generate the reference voltage (VREF)signal 358. - At
block 1522, the filter clocks that are input to the switch capacitor filter are adjusted to reduce chopper noise on the VREF signal. In an exemplary embodiment, thefilter timing adjuster 304 adjusts the phases of the filter clocks (PH1 and (PH2) with respect to thechop clock 322 to reduce the level of chopping noise that appears in the VREF signal. A more detailed description of the operations performed atblock 1522 is provided in the description of themethod 1600 shown inFIG. 16 . -
FIG. 16 shows anexemplary method 1600 for operating a filter timing adjuster in a chopper stabilized amplifier with synchronous switched capacitor noise filtering to reduce chopper noise on the output signal. In an exemplary embodiment, the method is suitable for use with thefilter timing adjuster 304 shown inFIG. 6 . In an exemplary embodiment, themethod 1600 is suitable for use atblock 1522 of themethod 1500. - At
block 1602, an offset indicator is generated using the chop clock and an output of the first GM stage. In an exemplary embodiment, the offsetsign detector 602 operates to receive thechop clock 322 and theV1+ 324 output of theGM1 stage 306 and generates thepolarity indicator 620 as described above. - At
block 1604, the polarity indicator is gated with the chop clock using an XOR gate to generate a polarity phased servo clock. In an exemplary embodiment, thepolarity indicator 620 and thechop clock 322 are input toXOR 604. TheXOR 604 generates the polarity phasedservo clock 622 at its output port. - At
block 1606, a delay control voltage is generated using the polarity phase servo clock and the output reference voltage VREF. In an exemplary embodiment, the chopper noisenull servo 606 received the polarity phasedservo clock 622 and thereference voltage VREF 358 and generates thedelay control voltage 616. - At
block 1608, a delayed chop clock is generated based on the delay control voltage. In an exemplary embodiment, the voltage controlleddelay 610 receives thechop clock 322 and thedelay control voltage 616 and generates the delayedchop clock 618. - At
block 1610, multiple phases of the filter clock are generated (or adjusted) using the delayed chop clock. In an exemplary embodiment, thenon-overlap clock generator 612 received the delayedchop clock 618 and generates multiple phases (PH1 342, PH2 344) of the filter clock. - At
block 1612, the output of theGM stage 306 is filtered using the switch capacitor filter that is operated utilizing the filter clocks. In an exemplary embodiment switchedcapacitor filter 308 receives the output of thefirst GM stage 306 and filters this output utilizing the filter clocks PH1 340 andPH2 344. By utilizing the filter clocks the amount of chopper noise that appears at the output voltage reference VREF is eliminated or reduced. In an exemplary embodiment, the phase/timing of the filter clocks PH1 340 andPH2 344 are continually adjusted by operation of themethod 1600 such that the reduced chopper noise level on theVREF signal 358 is maintained. In an exemplary embodiment, the method continues atblock 1602. -
FIG. 17 is an exemplary embodiment of a chopper stabilizedamplifier apparatus 1700 that generates an output with reduced chopper noise. For example, theapparatus 1700 is suitable for use as theCSA 102 shown inFIG. 3 . - The
apparatus 1700 comprises a chopper amplifier having an input that receives an input signal and an output that outputs an amplified signal. The chopper amplifier includes an input chopping circuit coupled to the input and an output chopping circuit coupled to the output, the input and output chopping circuits operate in response to a chop clock. In an exemplary embodiment, the chopper amplifier comprises the GM1 amplifier pluschop circuit 306. - The
apparatus 1700 also comprises a first means (1704) for means for filtering the amplified signal to generate a filtered signal. The means for filtering operates in response to at least one filter clock. In an exemplary embodiment, the means for filtering comprises a switched capacitor filter operated with filter clocks. For example, the means for filtering 1704 comprises the switchedcapacitor filter 308. - The
apparatus 1700 also comprises a second means (1706) for adjusting a phase of the filter clock relative to the chop clock to adjust the means for filtering to reduce chopper noise on the filtered signal. In an exemplary embodiment, themeans 1706 comprises thefilter timing adjuster 304. - Although certain specific embodiments are described above for instructional purposes, the teachings of this patent document have general applicability and are not limited to the specific embodiments described above. Accordingly, various modifications, adaptations, and combinations of various features of the described embodiments can be practiced without departing from the scope of the invention as set forth in the claims.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/276,002 US9698741B2 (en) | 2015-09-14 | 2016-09-26 | Chopper stabilized amplifier with synchronous switched capacitor noise filtering |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/852,921 US9473074B1 (en) | 2015-09-14 | 2015-09-14 | Chopper stabilized amplifier with synchronous switched capacitor noise filtering |
US15/276,002 US9698741B2 (en) | 2015-09-14 | 2016-09-26 | Chopper stabilized amplifier with synchronous switched capacitor noise filtering |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/852,921 Continuation US9473074B1 (en) | 2015-09-14 | 2015-09-14 | Chopper stabilized amplifier with synchronous switched capacitor noise filtering |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170077881A1 true US20170077881A1 (en) | 2017-03-16 |
US9698741B2 US9698741B2 (en) | 2017-07-04 |
Family
ID=57120288
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/852,921 Active US9473074B1 (en) | 2015-09-14 | 2015-09-14 | Chopper stabilized amplifier with synchronous switched capacitor noise filtering |
US15/276,002 Expired - Fee Related US9698741B2 (en) | 2015-09-14 | 2016-09-26 | Chopper stabilized amplifier with synchronous switched capacitor noise filtering |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/852,921 Active US9473074B1 (en) | 2015-09-14 | 2015-09-14 | Chopper stabilized amplifier with synchronous switched capacitor noise filtering |
Country Status (1)
Country | Link |
---|---|
US (2) | US9473074B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102056525B1 (en) * | 2017-12-18 | 2019-12-16 | 전자부품연구원 | Chopper Stabilized Amplifier for Harmonic Noise Reduction |
CN110943702A (en) * | 2018-09-24 | 2020-03-31 | 硅谷实验室公司 | AC-coupled chopper signal for high impedance buffers |
CN112653399A (en) * | 2020-12-22 | 2021-04-13 | 中国电子科技集团公司第四十七研究所 | Noise elimination device of digital audio power amplifier |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10116268B2 (en) * | 2017-01-09 | 2018-10-30 | Analog Devices Global | Operational amplifier |
EP3698468A4 (en) * | 2017-10-20 | 2021-07-28 | Synaptics Incorporated | Amplifier flicker noise and offset mitigating systems and methods |
US10749716B2 (en) * | 2018-04-09 | 2020-08-18 | Texas Instruments Incorporated | Signal path linearizer |
CN108880512B (en) * | 2018-06-22 | 2022-06-03 | 西北核技术研究所 | High-power double-exponential pulse width continuous regulating circuit and regulating method |
US10756685B2 (en) * | 2018-09-28 | 2020-08-25 | Texas Instruments Incorporated | Chopper amplifier with decoupled chopping frequency and threshold frequency |
FR3107628B1 (en) * | 2020-02-21 | 2022-12-02 | St Microelectronics Grenoble 2 | Drift compensation |
CN113746491B (en) * | 2021-07-19 | 2022-07-08 | 成都通量科技有限公司 | Blocking capacitor compensation system suitable for zero intermediate frequency receiver |
JP2023063869A (en) * | 2021-10-25 | 2023-05-10 | 株式会社デンソー | Clock signal generation circuit |
CN114826188A (en) * | 2022-05-11 | 2022-07-29 | 江苏集萃智能集成电路设计技术研究所有限公司 | Notch filter, filtering method and band-gap reference voltage generating circuit |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7292095B2 (en) * | 2006-01-26 | 2007-11-06 | Texas Instruments Incorporated | Notch filter for ripple reduction in chopper stabilized amplifiers |
US20140139285A1 (en) * | 2012-11-19 | 2014-05-22 | Infineon Technologies Ag | Chopper Amplifier |
US20140210547A1 (en) * | 2013-01-30 | 2014-07-31 | Seiko Instruments Inc. | Operational amplifier circuit |
US20150207477A1 (en) * | 2014-01-20 | 2015-07-23 | Semiconductor Components Industries, Llc | Chopper-stabilized amplifier and method therefor |
US20150288336A1 (en) * | 2014-04-08 | 2015-10-08 | Analog Devices, Inc. | Apparatus and methods for multi-channel autozero and chopper amplifiers |
US20150357979A1 (en) * | 2012-12-04 | 2015-12-10 | National Institute Of Advanced Industrial Science And Technology | Operational amplifier |
-
2015
- 2015-09-14 US US14/852,921 patent/US9473074B1/en active Active
-
2016
- 2016-09-26 US US15/276,002 patent/US9698741B2/en not_active Expired - Fee Related
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7292095B2 (en) * | 2006-01-26 | 2007-11-06 | Texas Instruments Incorporated | Notch filter for ripple reduction in chopper stabilized amplifiers |
US20140139285A1 (en) * | 2012-11-19 | 2014-05-22 | Infineon Technologies Ag | Chopper Amplifier |
US20150357979A1 (en) * | 2012-12-04 | 2015-12-10 | National Institute Of Advanced Industrial Science And Technology | Operational amplifier |
US20140210547A1 (en) * | 2013-01-30 | 2014-07-31 | Seiko Instruments Inc. | Operational amplifier circuit |
US20150207477A1 (en) * | 2014-01-20 | 2015-07-23 | Semiconductor Components Industries, Llc | Chopper-stabilized amplifier and method therefor |
US20150288336A1 (en) * | 2014-04-08 | 2015-10-08 | Analog Devices, Inc. | Apparatus and methods for multi-channel autozero and chopper amplifiers |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102056525B1 (en) * | 2017-12-18 | 2019-12-16 | 전자부품연구원 | Chopper Stabilized Amplifier for Harmonic Noise Reduction |
CN110943702A (en) * | 2018-09-24 | 2020-03-31 | 硅谷实验室公司 | AC-coupled chopper signal for high impedance buffers |
CN112653399A (en) * | 2020-12-22 | 2021-04-13 | 中国电子科技集团公司第四十七研究所 | Noise elimination device of digital audio power amplifier |
Also Published As
Publication number | Publication date |
---|---|
US9473074B1 (en) | 2016-10-18 |
US9698741B2 (en) | 2017-07-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9698741B2 (en) | Chopper stabilized amplifier with synchronous switched capacitor noise filtering | |
US9948250B2 (en) | Sensor amplifier arrangement and method of amplifying a sensor signal | |
US7800437B2 (en) | Closed loop timing feedback for PWM switching amplifiers using predictive feedback compensation | |
Ingino et al. | A 4-GHz clock system for a high-performance system-on-a-chip design | |
US8072262B1 (en) | Low input bias current chopping switch circuit and method | |
US10211792B2 (en) | Sensor amplifier arrangement and method of amplifying a sensor signal | |
US11824543B2 (en) | Folded ramp generator | |
EP1289149B1 (en) | Delay clock pulse-width adjusting circuit for intermediate frequency or high frequency | |
JP2646189B2 (en) | Differential CMOS peak detection circuit | |
Van De Plassche | A wide-band monolithic instrumentation amplifier [application of voltage-current convertor] | |
US10574221B2 (en) | Comparator, integrated circuit, and method | |
US10911004B2 (en) | Sampled moving average notch filter for ripple reduction in chopper stabilized operational amplifiers | |
US10312872B2 (en) | Managing a shoot-through condition in a component containing a push-pull output stage | |
US5136255A (en) | Amplifier circuit | |
US7642877B2 (en) | Self-oscillating modulator and method for adjusting a self-oscillating modulator | |
JP2007189600A (en) | Sawtooth wave generating circuit | |
US8487704B2 (en) | Reference voltage generator for biasing an amplifier | |
US7936194B2 (en) | Dual-reference delay-locked loop (DLL) | |
Casier et al. | A 3.3-V, low-distortion ISDN line driver with a novel quiescent current control circuit | |
US7151363B1 (en) | High PSRR, fast settle time voltage regulator | |
JP2003115726A (en) | Improvement of amplifier | |
US11990870B2 (en) | Switched resistor for switched driver stage feedback loop | |
Luh et al. | A High-speed high-resolution CMOS current comparator | |
EP1511170A1 (en) | AC differential amplifier with reduced low corner frequency | |
Wey | A circuit technique to improve phase-locked loop charge pump current matching |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: IXYS CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BLOM, ERIC;REEL/FRAME:039857/0102 Effective date: 20150909 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: IXYS, LLC, CALIFORNIA Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:IXYS CORPORATION;IXYS, LLC;REEL/FRAME:045406/0670 Effective date: 20180116 |
|
AS | Assignment |
Owner name: LITTELFUSE, INC., ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:IXYS, LLC;REEL/FRAME:049056/0649 Effective date: 20190430 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20210704 |