US20170019045A1 - De-glitch circuit and de-glitch method and short circuit protection device - Google Patents
De-glitch circuit and de-glitch method and short circuit protection device Download PDFInfo
- Publication number
- US20170019045A1 US20170019045A1 US14/854,028 US201514854028A US2017019045A1 US 20170019045 A1 US20170019045 A1 US 20170019045A1 US 201514854028 A US201514854028 A US 201514854028A US 2017019045 A1 US2017019045 A1 US 2017019045A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- flag signal
- terminal
- logic state
- glitch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02P—CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
- H02P9/00—Arrangements for controlling electric generators for the purpose of obtaining a desired output
- H02P9/10—Control effected upon generator excitation circuit to reduce harmful effects of overloads or transients, e.g. sudden application of load, sudden removal of load, sudden change of load
- H02P9/102—Control effected upon generator excitation circuit to reduce harmful effects of overloads or transients, e.g. sudden application of load, sudden removal of load, sudden change of load for limiting effects of transients
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
- H02J7/02—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries for charging batteries from ac mains by converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
- H02J7/14—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries for charging batteries from dynamo-electric generators driven at varying speed, e.g. on vehicle
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/08—Modifications for protecting switching circuit against overcurrent or overvoltage
- H03K17/082—Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit
- H03K17/0822—Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit in field-effect transistor switches
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J2207/00—Indexing scheme relating to details of circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
- H02J2207/20—Charging or discharging characterised by the power electronics converter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
- H03K2217/0027—Measuring means of, e.g. currents through or voltages across the switch
Definitions
- the invention relates to a de-glitch technology, and more particularly, relates to a de-glitch circuit, a de-glitch method and a short circuit protection device.
- FIG. 1 is a schematic diagram illustrating an alternator 10 of the conventional art.
- the alternator 10 can be applied in cars, trains or other devices capable of providing a mechanical energy.
- the alternator 10 is commonly disposed with a power module 12 , a rectification circuit 13 and a voltage regulator 14 inside.
- the power module 12 inside the alternator 10 can transform the mechanical energy into an Alternating Current (AC) power.
- the rectification circuit 13 is configured to convert the AC power into a Direct Current (DC) power, and the DC power can be provided to a load circuit (e.g., an indicator 20 , a battery 30 and/or a load 40 as depicted in FIG. 1 ).
- the voltage regulator 14 is configured to regulate a voltage level of the DC power outputted by the rectification circuit 13 .
- alternator 10 adopts a three-phase or six-phase full wave rectification, wherein one phase AC power (also known as a phase signal) in a multi-phase AC power outputted by the power module 12 is connected to a P terminal of the voltage regulator 14 .
- the phase signal connected to the P terminal of the voltage regulator 14 is outputted to the load circuit (e.g., a load 50 depicted in FIG. 1 ) through a W terminal of the voltage regulator 14 .
- the voltage regulator 14 is also disposed with an indicator switch SW.
- the indicator switch SW has one terminal connected to a ground voltage and another terminal connected to one terminal of the indicator 20 through an indicator pin L of the voltage regulator 14 .
- Another terminal of the indicator 20 can be connected to a system voltage B+.
- the system voltage B+ is a DC voltage.
- the voltage regulator 14 can control the indicator switch SW to thereby control an on/off state of indicator 20 . Accordingly, the indicator 20 can present state information of the alternator 10 .
- the indicator pin L may be short-circuited to an unexpected voltage source.
- the voltage regulator 14 of the alternator 10 can activate a protection mechanism to turn off the indicator switch SW, so as to prevent the indicator switch SW from burn-out. If the short circuit event does not sustain for the confirmation time, the voltage regulator 14 of the alternator 10 will not activate the protection mechanism.
- the confirmation time can prevent the protection mechanism from being mistakenly triggered by noise signals.
- an initial resistance of the indicator 20 is very small due to low temperature. Only after the initializing period is ended, the resistance of the indicator 20 begins to rise from the initial resistance to a normal resistance due to increasing temperature. In the initializing period when the indicator 20 is activated, the protection mechanism of the indicator switch SW may be mistakenly triggered because the initial resistance of the indicator 20 is very small.
- the confirmation time must be greater than the initializing period during which the indicator 20 is activated, so as to prevent the protection mechanism of the indicator switch SW from being mistakenly triggered because of the small initial resistance of indicator 20 . In general, the confirmation time can be set to 30 milliseconds or even longer.
- the indicator pin L may be unexpectedly short-circuited to an AC voltage source.
- the indicator pin L of the alternator 10 may be short-circuited to the W terminal.
- a voltage outputted by the W terminal is an AC voltage 11
- a pulse width of the AC voltage 11 may be less than the confirmation time (30 milliseconds) of the protection mechanism of the indicator switch SW.
- FIG. 2 is a schematic diagram illustrating a temperature variation of the indicator switch SW when the indicator pin L is short-circuited to the W terminal in FIG. 1 .
- a horizontal axis depicted in FIG. 2 represents time.
- a vertical axis of an upper-portion curve of FIG. 2 represents a voltage of the W terminal of the alternator 10 .
- a vertical axis of a middle-portion curve of FIG. 2 represents a voltage of the indicator pin L of the alternator 10 .
- a vertical axis of lower-portion curve of FIG. 2 represents a temperature of the indicator switch SW of the alternator 10 .
- the conformation time of the protection mechanism of the indicator switch SW must be greater than the initializing period of the indicator 20 , so as to prevent the protection mechanism of the indicator switch SW from being mistakenly triggered because of the small initial resistance of indicator 20 .
- the short circuit event occurs (when the indicator pin L is short-circuited to the W terminal)
- a pulse width 201 of the AC voltage 11 outputted by the W terminal is less than the confirmation time of the protection mechanism of the indicator switch SW, the protection mechanism of the indicator switch SW will not be triggered/activated.
- the short circuit event can cause a large amount of current to intermittently (periodically) flow through the indicator switch SW, resulting in a continuous rising of temperature at the indicator switch SW.
- the indicator switch SW may be burn-out due to overly-high temperature.
- the invention is directed to a de-glitch circuit, a de-glitch method and a short circuit protection device using the de-glitch circuit.
- the periodic pulse width of the short circuit current of the indicator switch is less than the confirmation time, the periodic pulse of the short circuit current can still trigger the short circuit protection device to ignore the indicator command and turn off the indicator switch.
- a de-glitch circuit of the invention is configured to receive a first flag signal and perform a de-glitch operation on the first flag signal in order to output a second flag signal.
- the de-glitch circuit includes a counting circuit.
- the counting circuit increases a counting result with a rising rate in a period during which the first flag signal is in a first logic state.
- the counting circuit decreases the counting result with a falling rate in a period during which the first flag signal is in a second logic state, wherein the rising rate is greater than the falling rate.
- the counting circuit sets a logic state of the second flag signal according to a relationship between the counting result and a threshold.
- a de-glitch method of the invention is used to perform a de-glitch operation on a first flag signal in order to obtain a second flag signal.
- the de-glitch method includes: increasing a counting result with a rising rate in a period during which the first flag signal is in a first logic state; decreasing the counting result with a falling rate in a period during which the first flag signal is in a second logic state, wherein the rising rate is greater than the falling rate; and setting a logic state of a second flag signal according to a relationship between the counting result and a threshold.
- a short circuit protection device of an indicator switch of an alternator of the invention includes a control circuit, a detection circuit and a de-glitch circuit.
- the detection circuit is coupled to the indicator switch.
- the detection circuit can detect a current flowing through the indicator switch and set a logic state of a first flag signal according to the current.
- An input terminal of the de-glitch circuit is coupled to an output terminal of the detection circuit to receive the first flag signal.
- the de-glitch circuit selects to increase a counting result with a rising rate or decrease the counting result with a falling rate according to the logic state of the first flag signal. Herein, the rising rate is greater than the falling rate.
- the de-glitch circuit sets a logic state of a second flag signal according to a relationship between the counting result and a threshold.
- a first input terminal of the control circuit can receive an indicator command.
- a second input terminal of the control circuit is coupled to an output terminal of the de-glitch circuit to receive the second flag signal.
- An output terminal of the control circuit is coupled to a control terminal of the indicator switch. The control circuit correspondingly controls the indicator switch according to the logic state of the second flag signal.
- the de-glitch circuit and the de-glitch method of the invention are provided.
- the first flag signal can trigger the de-glitch circuit to set the logic state of the second flag signal.
- the periodic pulse width of the first flag signal is less than the confirmation time
- the periodic pulse of the first flag signal can still trigger the de-glitch circuit to set the logic state of the second flag signal.
- the non-periodic pulse of the first flag signal will not trigger the de-glitch circuit so that the logic state of the second flag signal can be reset.
- the de-glitch circuit can be applied in the short circuit protection device.
- the periodic pulse width of the short circuit current of the indicator switch is less than the confirmation time, the periodic pulse of the short circuit current can still trigger the short circuit protection device to ignore the indicator command and turn off the indicator switch.
- FIG. 1 is a schematic diagram illustrating an alternator of the conventional art.
- FIG. 2 is a schematic diagram illustrating a temperature variation of the indicator switch SW when the indicator pin L is short-circuited to the W terminal in FIG.
- FIG. 3 illustrates a short circuit protection device of the indicator switch SW of the alternator according to an embodiment of the invention.
- FIG. 4 is a flowchart illustrating a de-glitch method of the de-glitch circuit depicted in FIG. 3 according to an embodiment of the invention.
- FIG. 5 is a waveform diagram of the counting result ACC and other signals of the de-glitch circuit in the situation where the short circuit event occurs on the indicator pin L (e.g., when the indicator pin L is directly connected to the system voltage B+).
- FIG. 6 is a waveform diagram of the counting result ACC and other signals of the de-glitch circuit in the situation where the short circuit event occurs on the indicator pin L (e.g., when the indicator pin L is connected to the AC voltage).
- FIG. 7 is a block diagram illustrating circuitry of the de-glitch circuit depicted in FIG. 3 according to an embodiment of the invention.
- FIG. 8 is a block diagram illustrating circuitry of the de-glitch circuit depicted in FIG. 3 according to another embodiment of the invention.
- FIG. 9 is a block diagram illustrating circuitry of the de-glitch circuit depicted in FIG. 3 according to yet another embodiment of the invention.
- FIG. 10 is a block diagram illustrating circuitry of the control circuit depicted in FIG. 3 according to an embodiment of the invention.
- Coupled (or connected) used in this specification (including claims) may refer to any direct or indirect connection means.
- a first device is coupled (connected) to a second device should be interpreted as “the first device is directly connected to the second device” or “the first device is indirectly connected to the second device through other devices or connection means”.
- elements/components/steps with the same reference numerals represent the same or similar parts. Elements/components/steps with the same reference numerals or names in different embodiments may be cross-referenced.
- FIG. 3 illustrates a short circuit protection device 300 of the indicator switch SW of the alternator according to an embodiment of the invention.
- a first te minal of the indicator switch SW is connected to the indicator pin L of the alternator, and a second terminal of the indicator switch SW is coupled to a ground voltage GND.
- the indicator switch SW and the indicator pin L depicted in FIG. 3 may refer to related description for FIG. 1 , which is not repeated hereinafter.
- the short circuit protection device 300 depicted in FIG. 3 includes a control circuit 310 , a detection circuit 320 and a de-glitch circuit 330 .
- the detection circuit 320 is coupled to the indicator switch SW.
- the detection circuit 320 can detect a current Isw flowing through the indicator switch SW and set a logic state of a first flag signal S_flag according to the current Isw. For instance, in a period during which the current Isw is greater than a reference current, the detection circuit 320 can set the logic state of the first flag signal (also known as a short circuit signal) S_flag as a first logic state.
- the reference current can be determined according to design requirements.
- the first logic state can be an enable state (e.g., logic “1”, a high logic electrical potential or other signal states expressing “true”).
- the reference current may depend on an electric property of the indicator switch SW.
- the detection circuit 320 can set the logic state of the first flag signal S_flag as a second logic state.
- the second logic state can be a disable state (e.g., logic “0”, a low logic electrical potential or other signal states expressing “false”).
- An input terminal of the de-glitch circuit 330 is coupled to an output terminal of the detection circuit 320 to receive the first flag signal S_flag.
- the de-glitch circuit 330 selects to increase a counting result ACC with a rising rate or decrease the counting result ACC with a falling rate according to the logic state of the first flag signal S_flag. For instance (but not limited thereto), in a period during which the first flag signal S_flag is in the enable state, the de-glitch circuit 330 increases the counting result ACC with the rising rate. In a period during which the first flag signal S_flag is in the disable state, the de-glitch circuit 330 decreases the counting result ACC with the falling rate. Herein, the rising rate is greater than the falling rate.
- the counting result ACC can be a digital value, a voltage value, a current value or other physical quantities.
- the de-glitch circuit 330 sets a logic state of a second flag signal (also known as a protection flag signal) P_flag according to a relationship between the counting result ACC and a threshold TH.
- the threshold TH can be determined according to design requirements.
- FIG. 4 is a flowchart illustrating a de-glitch method of the de-glitch circuit 330 depicted in FIG. 3 according to an embodiment of the invention.
- the de-glitch method can perfoiiii a de-glitch operation on the first flag signal S_flag to obtain the second flag signal P_flag.
- the de-glitch circuit 330 determines the logic state of the first flag signal S_flag in step S 410 . If the first flag signal S_flag is in the first logic state, the de-glitch circuit 330 performs step S 420 and step S 430 .
- the de-glitch circuit 330 may include a rate circuit and a counting circuit, the rate circuit provides the rising rate to the counting circuit in the period during which the first flag signal S_flag is in the first logic state (step S 420 ), and the counting circuit of the de-glitch circuit 330 increases the counting result ACC with the rising rate provided by the rate circuit (step S 430 ).
- the rate circuit and the counting circuit will be described in detail later.
- the rate circuit may refer to a rate circuit 331 depicted in FIG. 7 and FIG. 8 or refer to a rate circuit 334 depicted in FIG. 9 .
- the counting circuit may refer to a counting circuit 332 depicted in FIG. 7 , or refer to a counting circuit 333 depicted in FIG. 8 , or refer to a counting circuit 335 depicted in FIG. 9 .
- the de-glitch circuit 330 performs step S 440 and step S 450 .
- the rate circuit of the de-glitch circuit 330 provides the falling rate to the counting circuit of the de-glitch circuit 330 in the period during which the first flag signal S_flag is in the second logic state (step S 440 ), and the counting circuit of the de-glitch circuit 330 decreases the counting result ACC with the falling rate provided by the rate circuit (step S 450 ).
- step S 460 the counting circuit of the de-glitch circuit 330 can set the logic state of the second flag signal P_flag according to the relationship between the counting result ACC and the threshold TH.
- the step S 460 depicted in FIG. 4 includes sub steps S 461 to S 465
- the threshold TH includes a first threshold TH 1 and a second threshold TH 2 .
- the counting circuit of the de-glitch circuit 330 can compare the counting result ACC with the first threshold TH 1 (step S 461 ). When determining that the counting result ACC is greater than or equal to the first threshold TH 1 in step S 461 , the counting circuit of the de-glitch circuit 330 sets the logic state of the second flag signal P_flag as a third logic state (step S 462 ).
- the third logic state can be the enable state (e.g., logic “1”, a high logic electrical potential or other signal states expressing “true”).
- step S 461 the counting circuit of the de-glitch circuit 330 continues to perform step S 463 .
- step S 463 the counting circuit of the de-glitch circuit 330 can compare the counting result ACC with the second threshold TH 2 .
- the counting circuit of the de-glitch circuit 330 sets the logic state of the second flag signal P_flag as a fourth logic state (step S 464 ).
- the fourth logic state can be the disable state (e.g., logic “0”, a low logic electrical potential or other signal states expressing “false”).
- the counting circuit of the de-glitch circuit 330 maintains the logic state of the second flag signal P_flag (step S 465 ).
- a first input terminal of the control circuit 310 can receive an indicator command turn on cmd from a previous-state circuit (not illustrated).
- a second input terminal of the control circuit 310 is coupled to an output terminal of the de-glitch circuit 330 to receive the second flag signal P_flag.
- An output terminal of the control circuit 330 is coupled to a control terminal of the indicator switch SW.
- the control circuit 310 correspondingly controls the indicator switch SW according to the logic state of the second flag signal P_flag. For instance (but not limited thereto), the control circuit 310 can correspondingly control the indicator switch SW according to the indicator command turn_on_cmd in a period during which the second flag signal P_flag is in the disable state.
- the control circuit 310 can ignore the indicator command turn_on_cmd and control the indicator switch SW to be turned off in a period during which the second flag signal P_flag is in the enable state. Accordingly, when the short circuit event occurs on the indicator switch SW, the control circuit 310 can instantly turn off the indicator switch SW, so as to prevent the indicator switch SW from bum-out.
- FIG. 5 is a waveform diagram of the counting result ACC and other signals of the de-glitch circuit 330 in the situation where the short circuit event occurs on the indicator pin L (e.g., when the indicator pin L is directly connected to the system voltage B+).
- the indicator pin L is short-circuited to the system voltage B+.
- the system voltage B+ is the DC voltage.
- the detection circuit 320 is triggered to set the logic state of the first flag signal S_flag as the enable state.
- the de-glitch circuit 330 increases the counting result ACC with the rising rate until the counting result ACC reaches the first threshold TH 1 .
- the rising rate of the counting result ACC can determine a time required for the counting result ACC to reach the first threshold TH 1 (i.e., a confirmation time ton depicted in FIG. 5 ).
- the confirmation time ton can be determined based on design requirements. For instance (but not limited thereto), in the application scenario where the short circuit protection device 300 depicted in FIG. 3 is applied in the alternator 10 depicted in FIG. 1 , the confirmation time ton can be greater than the initializing period when the indicator 20 depicted in FIG. 1 is activated.
- the confirmation time ton can be set to 30 milliseconds or even longer.
- the confirmation time ton can depend on a maximum power amount endurable by the indicator switch SW. The confirmation time ton can prevent the protection mechanism of the indicator switch SW from being mistakenly triggered by noise signals.
- the de-glitch circuit 330 determines that the counting result ACC is greater than or equal to the first threshold TH 1 , the de-glitch circuit 330 sets the logic state of the second flag signal P_flag as the enable state.
- the control circuit 310 can ignore the indicator command turn_on_cmd and control the indicator switch SW to be turned off in the period during which the second flag signal P_flag is in the enable state. In a period during which the indicator switch SW is turned off (a turned-off time toff as depicted in FIG. 5 ), the current Isw flowing through the indicator switch SW will be less than the reference current, such that the detection circuit 320 is triggered to reset the logic state of the first flag signal S_flag as the disable state.
- the de-glitch circuit 330 decreases the counting result ACC with the falling rate until the counting result ACC reaches the second threshold TH 2 .
- the counting result ACC has the rising rate in the confirmation time ton greater than the falling rate in the turned-off time toff, that is, the counting result ACC rises quickly but falls slowly.
- the falling rate of the counting result ACC can determine a time required for the counting result ACC to reach the second threshold TH 2 (i.e., the turned-off time toff as depicted in FIG. 5 ).
- the turned-off time toff can be determined based on design requirements. For example, the turned-off time toff can depend on a maximum power of the indicator switch SW.
- the de-glitch circuit 330 determines that the counting result ACC is less than or equal to the second threshold TH 2 , the de-glitch circuit 330 resets the logic state of the second flag signal P_flag as the disable state.
- the control circuit 310 can correspondingly control the indicator switch SW according to the indicator command turn_on _cmd (herein, it is assumed that the indicator command turn_on_cmd is used to “turn on the indicator switch SW”) in the period during which the second flag signal P_flag is in the disable state. Accordingly, the indicator switch SW will be turned on to suffer the large short circuit current Isw.
- the current Isw exceeding the reference current will once again trigger the detection circuit 320 to set the logic state of the first flag signal S_flag as the enable state. Such operation is repeatedly performed until the short circuit event disappears.
- the periodic turned-off time toff can make an average power of the indicator switch SW less than a rated maximum power of the indicator switch SW, and/or make a temperature of the indicator switch SW lower than a rated maximum temperature of the indicator switch SW.
- FIG. 6 is a waveform diagram of the counting result ACC and other signals of the de-glitch circuit 330 in the situation where the short circuit event occurs on the indicator pin L (e.g., when the indicator pin L is connected to the AC voltage).
- the indicator pin L is short-circuited to the AC voltage, and a pulse width 601 of the AC voltage is less than the confirmation time ton depicted in FIG. 5 .
- the detection circuit 320 is triggered to set the logic state of the first flag signal S_flag as the enable state.
- the de-glitch circuit 330 increases the counting result ACC with the rising rate.
- the AC voltage of the indicator pin L drops to a low electrical potential, resulting in that the current Isw flowing through the indicator switch SW is less than the reference current.
- the current Isw being less than the reference current will trigger the detection circuit 320 to set the logic state of the first flag signal S_flag as the disable state.
- the de-glitch circuit 330 decreases the counting result ACC with the falling rate.
- the de-glitch circuit 330 When the counting result ACC has not yet reached the second threshold TH 2 , the AC voltage of the indicator pin L rises once again, resulting in that the current Isw flowing through the indicator switch SW is greater than the reference current. The current Isw exceeding the reference current will once again trigger the detection circuit 320 to set the logic state of the first flag signal S_flag as the enable state. In the period during which the first flag signal S_flag is in the enable state (an enable time t 2 depicted in FIG. 6 ), the de-glitch circuit 330 once again increases the counting result ACC with the rising rate, as shown in FIG. 6 .
- the AC voltage of the indicator pin L once again drops to the low electrical potential, resulting in that the current Isw flowing through the indicator switch SW is less than the reference current.
- the current Isw being less than the reference current will once again trigger the detection circuit 320 to set the logic state of the first flag signal S_flag as the disable state.
- the de-glitch circuit 330 decreases the counting result ACC with the falling rate, as shown in FIG. 6 .
- the de-glitch circuit 330 When the counting result ACC has not yet reached the second threshold TH 2 , the AC voltage of the indicator pin L rises yet again, resulting in that the current Isw flowing through the indicator switch SW is greater than the reference current. The current Isw exceeding the reference current will yet again trigger the detection circuit 320 to set the logic state of the first flag signal S_flag as the enable state. In the period during which the first flag signal S_flag is in the enable state (an enable time t 3 as depicted in FIG. 6 ), the de-glitch circuit 330 once again increases the counting result ACC with the rising rate until the counting result ACC reaches the first threshold TH 1 .
- the de-glitch circuit 330 determines that the counting result ACC is greater than or equal to the first threshold TH 1 , the de-glitch circuit 330 sets the logic state of the second flag signal P_flag as the enable state.
- the control circuit 310 can ignore the indicator command turn_on_cmd and control the indicator switch SW to be turned off in the period during which the second flag signal P_flag is in the enable state. In a period during which the indicator switch SW is turned off, the current Isw flowing through the indicator switch SW will be less than the reference current, such that the detection circuit 320 is triggered to reset the first flag signal S_flag as the disable state.
- the de-glitch circuit 330 decreases the counting result ACC with the falling rate until the counting result ACC reaches the second threshold TH 2 .
- the short circuit protection device 300 depicted in FIG. 3 can still effectively protect the indicator switch SW by preventing the indicator switch SW from burn-out.
- related functions of the short circuit protection device 300 , the control circuit 310 , the detection circuit 320 and/or the de-glitch circuit 330 can be implemented as software, firmware or hardware by utilizing common programming languages (e.g., C or C++), hardware description languages (e.g., Verilog HDL or VHDL) or other suitable programming languages.
- the software (or the firmware) capable of executing the related functions can be arranged into any known computer-accessible media such as magnetic tapes, semiconductor memories, magnetic disks or compact disks (e.g., CD-ROM or DVD-ROM); or the software (or the firmware) may be transmitted via the Internet, a wired communication, a wireless communication or other communication mediums.
- Said software can be stored in the computer-accessible media, so that a computer processor can access/execute programming codes of the software (or the firmware).
- the device and the method of the invention can also be implemented by a combination of software and hardware.
- the detection circuit 320 depicted in FIG. 3 of the invention is configured to detect whether the current Isw flowing through the indicator switch SW exceeds the reference current, and the configuration of circuit components and the current detection method thereof are well known by persons skilled in the art.
- the detection circuit 320 can include a resistor and a voltage comparator (e.g., as shown in FIG. 10 , but the invention is not limited thereto).
- the resistor can transfoiin the current Isw flowing through the indicator switch SW into a corresponding voltage
- the voltage comparator can compare the corresponding voltage with a reference voltage Vrefl and uses a comparison result thereof as the first flag signal S_flag.
- the detection circuit 320 can include a current source, a transistor, a resistor and a voltage comparator.
- FIG. 7 is a block diagram illustrating circuitry of the de-glitch circuit 330 depicted in FIG. 3 according to an embodiment of the invention.
- the de-glitch circuit 330 can receive and perform a de-glitch operation on the first flag signal S_flag, and then output the second flag signal P_flag.
- the de-glitch circuit 330 includes the counting circuit 332 . In the period during which the first flag signal S_flag is in the first logic state (e.g., the enable state), the counting circuit 332 increases the counting result ACC with the rising rate.
- the counting circuit 332 decreases the counting result ACC with the falling rate.
- the rising rate is greater than the falling rate.
- the counting circuit 332 sets the logic state of the second flag signal P_flag according to the relationship between the counting result ACC and the threshold TH.
- the de-glitch circuit 330 may further includes the rate circuit 331 .
- the rate circuit 331 can provide the rising rate and the falling rate to the counting circuit 332 .
- the rate circuit 331 includes a multiplexer 910 , and the counting circuit 332 includes an up/down counter 920 .
- a first selection terminal of the multiplexer 910 is coupled to a first clock signal CLK 1 .
- a second selection terminal of the multiplexer 910 is coupled to a second clock signal CLK 2 .
- a control terminal of the multiplexer 910 is coupled to the first flag signal S_flag.
- a common terminal of the multiplexer 910 is coupled to a clock trigger terminal of the up/down counter 920 of the counting circuit 332 .
- a frequency of the first clock signal CLK 1 is greater than a frequency of the second clock signal CLK 2 .
- An up/down control terminal of the up/down counter 920 is coupled to the first flag signal S_flag.
- the multiplexer 910 selects to provide the first clock signal CLK 1 with higher frequency to the clock trigger terminal of the up/down counter 920 of the counting circuit 332 , and the up/down counter 920 up-counts the counting result ACC according to the frequency of the first clock signal CLK 1 .
- the multiplexer 910 selects to provide the second clock signal CLK 2 with lower frequency to the clock trigger terminal of the up/down counter 920 of the counting circuit 332 , and the up/down counter 920 down-counts the counting result ACC according to the frequency of the second clock signal CLK 2 . Therefore, the counting result ACC can rise quickly but fall slowly.
- the up/down counter 920 can also compare the counting result ACC with the threshold TH.
- the threshold TH includes the first threshold TH 1 and the second threshold TH 2 .
- the up/down counter 920 sets the logic state of the second flag signal P_flag as the third logic state (e.g., the enable state) when the counting result ACC is greater than or equal to the first threshold TH 1 .
- the up/down counter 920 sets the logic state of the second flag signal P_flag as the fourth logic state (e.g., the disable state) when the counting result ACC is less than or equal to the second threshold TH 2 .
- FIG. 8 is a block diagram illustrating circuitry of the de-glitch circuit 330 depicted in FIG. 3 according to another embodiment of the invention.
- the de-glitch circuit 330 includes the rate circuit 331 and the counting circuit 333 .
- the rate circuit 331 and the counting circuit 333 depicted in FIG. 8 may be inferred with reference to related descriptions for the rate circuit 331 and the counting circuit 332 depicted in FIG. 7 , which are not repeated hereinafter.
- the counting circuit 333 includes a counter 1010 and a flag generator 1020 .
- a clock trigger terminal of the counter 1010 is coupled to the common terminal of the multiplexer 910 of the rate circuit 331 .
- An up/down control terminal of the counter 1010 is coupled to the first flag signal S_flag.
- the counter 1010 up-counts the counting result ACC according to the first clock signal CLK 1 with higher frequency.
- the counter 1010 down-counts the counting result ACC according to the second clock signal CLK 2 with lower frequency.
- An input terminal of the flag generator 1020 is coupled to an output terminal of the counter 1010 to receive the counting result ACC.
- the flag generator 1020 compares the counting result ACC with the threshold TH.
- the threshold TH includes the first threshold TH 1 and the second threshold TH 2 .
- the flag generator 1020 sets the logic state of the second flag signal P_flag as the third logic state (e.g., the enable state) when the counting result ACC is greater than the first threshold TH 1 .
- the flag generator 1020 sets the logic state of the second flag signal P_flag as the fourth logic state (e.g., the disable state) when the counting result ACC is less than or equal to the second threshold TH 2 .
- FIG. 9 is a block diagram illustrating circuitry of the de-glitch circuit 330 depicted in FIG. 3 according to yet another embodiment of the invention.
- the de-glitch circuit 330 includes the rate circuit 334 and the counting circuit 335 .
- the rate circuit 334 and the counting circuit 335 depicted in FIG. 9 may be inferred with reference to related descriptions for the rate circuit 331 and the counting circuit 332 , which are not repeated hereinafter.
- the rate circuit 334 includes an inverter 1110 , a first transistor 1120 and a second transistor 1130
- the counting circuit 335 includes a resistor 1140 , a capacitor 1150 and a voltage comparator 1160 .
- An input terminal of the inverter 1110 is coupled to the first flag signal S_flag.
- a first terminal of the first transistor 1120 is coupled to a system voltage VCC.
- a control terminal of the first transistor 1120 is coupled to an output terminal of the inverter 1110 .
- a first terminal of the second transistor 1130 is coupled to a reference voltage (e.g., the ground voltage GND).
- a second terminal of the second transistor 1130 is coupled to a second terminal of the first transistor 1120 .
- a control terminal of the second transistor 1130 is coupled to the output terminal of the inverter 1110 .
- a first terminal of the resistor 1140 is coupled to the second terminal of the first transistor 1120 and the second terminal of the second transistor 1130 .
- a first terminal of the capacitor 1150 is coupled to a second terminal of the resistor 1140 , and a second terminal of the capacitor 1150 is coupled to a reference voltage (e.g., the ground voltage GND).
- An inverting input terminal of the voltage comparator 1160 is coupled to a reference voltage Vref 3 .
- a level of the reference voltage Vref 3 can be determined based on design requirements.
- a non-inverting input terminal of the voltage comparator 1160 is coupled to the first terminal of the capacitor 1150 .
- An output terminal of the voltage comparator 1160 outputs the second flag signal P_flag.
- a channel width of the second transistor 1130 is smaller than a channel width of the first transistor 1120 .
- a current of the first transistor 1120 is greater than a current of the second transistor 1130 .
- the first transistor 1120 is turned on while the second transistor 1130 is turned off, so that the capacitor 1150 can be quickly charged by the first transistor 1120 with greater current. Therefore, an electrical potential of the capacitor 1150 rises with higher speed (which is equivalent to increase the counting result ACC with the greater rising rate).
- the first transistor 1120 In the period during which the first flag signal S_flag is in the disable state, the first transistor 1120 is turned off while the second transistor 1130 is turned on, so that the capacitor 1150 can be slowly discharged by the second transistor 1130 with smaller current. Therefore, the electrical potential of the capacitor 1150 falls with slower speed (which is equivalent to decrease the counting result ACC with the less falling rate).
- the voltage comparator 1160 compares the electrical potential of the capacitor 1150 with the reference voltage Vref 3 (which is equivalent to compare the counting result ACC with the threshold TH), and uses a comparison result thereof as the second flag signal P_flag.
- FIG. 10 is a block diagram illustrating circuitry of the control circuit 310 depicted in FIG. 3 according to an embodiment of the invention.
- the control circuit 310 includes a resistor 311 , a capacitor 312 , an operation amplifier 313 , a NOT gate 314 , a NAND gate 315 and a transistor 316 .
- a first terminal of the resistor 311 is coupled to a first terminal of the indicator switch SW and the indicator pin L.
- a second terminal of the indicator switch SW is coupled to a reference voltage (e.g., the ground voltage GND).
- a first teiminal of the capacitor 312 is coupled to a second terminal of the resistor 311 .
- a second terminal of the capacitor 312 is coupled to a reference voltage (e.g., the ground voltage GND).
- An inverting input terminal of the operational amplifier 313 is coupled to a reference voltage Vref 4 .
- a non-inverting input terminal of the operational amplifier 313 is coupled to the first terminal of the capacitor 312 .
- An output terminal of the operational amplifier 313 is coupled to the control terminal of the indicator switch SW.
- a level of the reference voltage Vref 4 can be determined based on design requirements. For example, the level of the reference voltage Vref 4 can be 1.2V.
- the operational amplifier 313 and the indicator switch SW can lock an electrical potential of the indicator pin L at the reference voltage Vref 4 .
- An input terminal of the NOT gate 314 is coupled to an output terminal of the de-glitch circuit 330 to receive the second flag signal P_flag.
- a first input terminal of the NAND gate 315 can receive the indicator command turn_on_cmd.
- a second input terminal of the NAND gate 315 is coupled to an output terminal of the NOT gate 314 .
- a control terminal of the transistor 316 is coupled to an output terminal of the NAND gate 315 .
- a first terminal of the transistor 316 is coupled to the control terminal of the indicator switch SW.
- a second terminal of the transistor 316 is coupled to a reference voltage (e.g., the ground voltage GND).
- the indicator command turn_on_cmd can control the transistor 316 through the NAND gate 315 to thereby control the indicator switch SW.
- the NAND gate 315 can block the indicator command turn_on_cmd and control the indicator switch SW to be turned off through the transistor 316 in the period during which the second flag signal P_flag is in the enable state.
- the de-glitch circuit 330 and the de-glitch method as described in the embodiments of the invention are capable of effectively detecting the periodic pulse of the first flag signal S_flag.
- the first flag signal S_flag can trigger the de-glitch circuit 330 to set the logic state of the second flag signal P_flag.
- the periodic pulse width of the first flag signal S_flag is less than the confirmation time, the periodic pulse of the first flag signal S_flag can still trigger the de-glitch circuit 330 to set the logic state of the second flag signal P_flag.
- the non-periodic pulse of the first flag signal S_flag will not trigger the de-glitch circuit 330 so that the logic state of the flag signal P_flag can be reset.
- the de-glitch circuit 330 can be applied in the short circuit protection device 300 .
- the periodic pulse width of the short circuit current of the indicator switch SW is less than the confirmation time, the periodic pulse of the short circuit current can still trigger the short circuit protection device 300 to ignore the indicator command and turn off the indicator switch SW.
Abstract
Description
- This application claims the priority benefit of Taiwan application serial no. 104123032, filed on Jul. 16, 2015. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.
- Field of the Invention
- The invention relates to a de-glitch technology, and more particularly, relates to a de-glitch circuit, a de-glitch method and a short circuit protection device.
- Description of Related Art
-
FIG. 1 is a schematic diagram illustrating analternator 10 of the conventional art. Thealternator 10 can be applied in cars, trains or other devices capable of providing a mechanical energy. Thealternator 10 is commonly disposed with apower module 12, arectification circuit 13 and avoltage regulator 14 inside. Thepower module 12 inside thealternator 10 can transform the mechanical energy into an Alternating Current (AC) power. Therectification circuit 13 is configured to convert the AC power into a Direct Current (DC) power, and the DC power can be provided to a load circuit (e.g., anindicator 20, abattery 30 and/or aload 40 as depicted inFIG. 1 ). Thevoltage regulator 14 is configured to regulate a voltage level of the DC power outputted by therectification circuit 13. In general,alternator 10 adopts a three-phase or six-phase full wave rectification, wherein one phase AC power (also known as a phase signal) in a multi-phase AC power outputted by thepower module 12 is connected to a P terminal of thevoltage regulator 14. In some specific applications such as a diesel vehicle or a large-sized vehicle, the phase signal connected to the P terminal of thevoltage regulator 14 is outputted to the load circuit (e.g., aload 50 depicted inFIG. 1 ) through a W terminal of thevoltage regulator 14. - Generally, the
voltage regulator 14 is also disposed with an indicator switch SW. The indicator switch SW has one terminal connected to a ground voltage and another terminal connected to one terminal of theindicator 20 through an indicator pin L of thevoltage regulator 14. Another terminal of theindicator 20 can be connected to a system voltage B+. Generally, the system voltage B+ is a DC voltage. Thevoltage regulator 14 can control the indicator switch SW to thereby control an on/off state ofindicator 20. Accordingly, theindicator 20 can present state information of thealternator 10. - In some unexpected scenarios, the indicator pin L may be short-circuited to an unexpected voltage source. When a short circuit event occurs on the indicator pin L (e.g., the indicator pin L is accidentally in direction connection with the system voltage B+) and sustains for over a confirmation time, the
voltage regulator 14 of thealternator 10 can activate a protection mechanism to turn off the indicator switch SW, so as to prevent the indicator switch SW from burn-out. If the short circuit event does not sustain for the confirmation time, thevoltage regulator 14 of thealternator 10 will not activate the protection mechanism. The confirmation time can prevent the protection mechanism from being mistakenly triggered by noise signals. - In an initializing period of the indicator 20 (approximately 20 milliseconds or longer), an initial resistance of the
indicator 20 is very small due to low temperature. Only after the initializing period is ended, the resistance of theindicator 20 begins to rise from the initial resistance to a normal resistance due to increasing temperature. In the initializing period when theindicator 20 is activated, the protection mechanism of the indicator switch SW may be mistakenly triggered because the initial resistance of theindicator 20 is very small. Considering such characteristic of theindicator 20, the confirmation time must be greater than the initializing period during which theindicator 20 is activated, so as to prevent the protection mechanism of the indicator switch SW from being mistakenly triggered because of the small initial resistance ofindicator 20. In general, the confirmation time can be set to 30 milliseconds or even longer. - Moreover, it is also possible that the indicator pin L may be unexpectedly short-circuited to an AC voltage source. For instance, the indicator pin L of the
alternator 10 may be short-circuited to the W terminal. A voltage outputted by the W terminal is anAC voltage 11, and a pulse width of theAC voltage 11 may be less than the confirmation time (30 milliseconds) of the protection mechanism of the indicator switch SW. When the pulse width of theAC voltage 11 outputted by the W terminal is less than the confirmation time, the protection mechanism of the indicator switch SW will not be triggered/activated. -
FIG. 2 is a schematic diagram illustrating a temperature variation of the indicator switch SW when the indicator pin L is short-circuited to the W terminal inFIG. 1 . A horizontal axis depicted inFIG. 2 represents time. A vertical axis of an upper-portion curve ofFIG. 2 represents a voltage of the W terminal of thealternator 10. A vertical axis of a middle-portion curve ofFIG. 2 represents a voltage of the indicator pin L of thealternator 10. A vertical axis of lower-portion curve ofFIG. 2 represents a temperature of the indicator switch SW of thealternator 10. As described above, the conformation time of the protection mechanism of the indicator switch SW must be greater than the initializing period of theindicator 20, so as to prevent the protection mechanism of the indicator switch SW from being mistakenly triggered because of the small initial resistance ofindicator 20. However, when the short circuit event occurs (when the indicator pin L is short-circuited to the W terminal), because apulse width 201 of theAC voltage 11 outputted by the W terminal is less than the confirmation time of the protection mechanism of the indicator switch SW, the protection mechanism of the indicator switch SW will not be triggered/activated. In the situation where the protection mechanism of the indicator switch SW is not triggered/activated, the short circuit event can cause a large amount of current to intermittently (periodically) flow through the indicator switch SW, resulting in a continuous rising of temperature at the indicator switch SW. Eventually, the indicator switch SW may be burn-out due to overly-high temperature. - The invention is directed to a de-glitch circuit, a de-glitch method and a short circuit protection device using the de-glitch circuit. In the situation where the periodic pulse width of the short circuit current of the indicator switch is less than the confirmation time, the periodic pulse of the short circuit current can still trigger the short circuit protection device to ignore the indicator command and turn off the indicator switch.
- A de-glitch circuit of the invention is configured to receive a first flag signal and perform a de-glitch operation on the first flag signal in order to output a second flag signal. The de-glitch circuit includes a counting circuit. The counting circuit increases a counting result with a rising rate in a period during which the first flag signal is in a first logic state. The counting circuit decreases the counting result with a falling rate in a period during which the first flag signal is in a second logic state, wherein the rising rate is greater than the falling rate. The counting circuit sets a logic state of the second flag signal according to a relationship between the counting result and a threshold.
- A de-glitch method of the invention is used to perform a de-glitch operation on a first flag signal in order to obtain a second flag signal. The de-glitch method includes: increasing a counting result with a rising rate in a period during which the first flag signal is in a first logic state; decreasing the counting result with a falling rate in a period during which the first flag signal is in a second logic state, wherein the rising rate is greater than the falling rate; and setting a logic state of a second flag signal according to a relationship between the counting result and a threshold.
- A short circuit protection device of an indicator switch of an alternator of the invention includes a control circuit, a detection circuit and a de-glitch circuit. The detection circuit is coupled to the indicator switch. The detection circuit can detect a current flowing through the indicator switch and set a logic state of a first flag signal according to the current. An input terminal of the de-glitch circuit is coupled to an output terminal of the detection circuit to receive the first flag signal. The de-glitch circuit selects to increase a counting result with a rising rate or decrease the counting result with a falling rate according to the logic state of the first flag signal. Herein, the rising rate is greater than the falling rate. The de-glitch circuit sets a logic state of a second flag signal according to a relationship between the counting result and a threshold. A first input terminal of the control circuit can receive an indicator command. A second input terminal of the control circuit is coupled to an output terminal of the de-glitch circuit to receive the second flag signal. An output terminal of the control circuit is coupled to a control terminal of the indicator switch. The control circuit correspondingly controls the indicator switch according to the logic state of the second flag signal.
- Based on the above, the de-glitch circuit and the de-glitch method of the invention are provided. In the situation where a periodic pulse width of the first flag signal is greater than the threshold, the first flag signal can trigger the de-glitch circuit to set the logic state of the second flag signal. In the situation where the periodic pulse width of the first flag signal is less than the confirmation time, the periodic pulse of the first flag signal can still trigger the de-glitch circuit to set the logic state of the second flag signal. In the situation where a non-periodic pulse width of the first flag signal is less than the confirmation time, the non-periodic pulse of the first flag signal will not trigger the de-glitch circuit so that the logic state of the second flag signal can be reset. Accordingly, the de-glitch circuit can be applied in the short circuit protection device. In the situation where the periodic pulse width of the short circuit current of the indicator switch is less than the confirmation time, the periodic pulse of the short circuit current can still trigger the short circuit protection device to ignore the indicator command and turn off the indicator switch.
- To make the above features and advantages of the present disclosure more comprehensible, several embodiments accompanied with drawings are described in detail as follows.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
-
FIG. 1 is a schematic diagram illustrating an alternator of the conventional art. -
FIG. 2 is a schematic diagram illustrating a temperature variation of the indicator switch SW when the indicator pin L is short-circuited to the W terminal in FIG. -
FIG. 3 illustrates a short circuit protection device of the indicator switch SW of the alternator according to an embodiment of the invention. -
FIG. 4 is a flowchart illustrating a de-glitch method of the de-glitch circuit depicted inFIG. 3 according to an embodiment of the invention. -
FIG. 5 is a waveform diagram of the counting result ACC and other signals of the de-glitch circuit in the situation where the short circuit event occurs on the indicator pin L (e.g., when the indicator pin L is directly connected to the system voltage B+). -
FIG. 6 is a waveform diagram of the counting result ACC and other signals of the de-glitch circuit in the situation where the short circuit event occurs on the indicator pin L (e.g., when the indicator pin L is connected to the AC voltage). -
FIG. 7 is a block diagram illustrating circuitry of the de-glitch circuit depicted inFIG. 3 according to an embodiment of the invention. -
FIG. 8 is a block diagram illustrating circuitry of the de-glitch circuit depicted inFIG. 3 according to another embodiment of the invention. -
FIG. 9 is a block diagram illustrating circuitry of the de-glitch circuit depicted inFIG. 3 according to yet another embodiment of the invention. -
FIG. 10 is a block diagram illustrating circuitry of the control circuit depicted inFIG. 3 according to an embodiment of the invention. - Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
- The term “coupled (or connected)” used in this specification (including claims) may refer to any direct or indirect connection means. For example, “a first device is coupled (connected) to a second device” should be interpreted as “the first device is directly connected to the second device” or “the first device is indirectly connected to the second device through other devices or connection means”. Moreover, wherever appropriate in the drawings and embodiments, elements/components/steps with the same reference numerals represent the same or similar parts. Elements/components/steps with the same reference numerals or names in different embodiments may be cross-referenced.
-
FIG. 3 illustrates a shortcircuit protection device 300 of the indicator switch SW of the alternator according to an embodiment of the invention. A first te minal of the indicator switch SW is connected to the indicator pin L of the alternator, and a second terminal of the indicator switch SW is coupled to a ground voltage GND. The indicator switch SW and the indicator pin L depicted inFIG. 3 may refer to related description forFIG. 1 , which is not repeated hereinafter. The shortcircuit protection device 300 depicted inFIG. 3 includes acontrol circuit 310, adetection circuit 320 and ade-glitch circuit 330. - The
detection circuit 320 is coupled to the indicator switch SW. Thedetection circuit 320 can detect a current Isw flowing through the indicator switch SW and set a logic state of a first flag signal S_flag according to the current Isw. For instance, in a period during which the current Isw is greater than a reference current, thedetection circuit 320 can set the logic state of the first flag signal (also known as a short circuit signal) S_flag as a first logic state. Herein, the reference current can be determined according to design requirements. In some embodiments, the first logic state can be an enable state (e.g., logic “1”, a high logic electrical potential or other signal states expressing “true”). The reference current may depend on an electric property of the indicator switch SW. In a period during which the current Isw is less than the reference current, thedetection circuit 320 can set the logic state of the first flag signal S_flag as a second logic state. In some embodiments, the second logic state can be a disable state (e.g., logic “0”, a low logic electrical potential or other signal states expressing “false”). - An input terminal of the
de-glitch circuit 330 is coupled to an output terminal of thedetection circuit 320 to receive the first flag signal S_flag. Thede-glitch circuit 330 selects to increase a counting result ACC with a rising rate or decrease the counting result ACC with a falling rate according to the logic state of the first flag signal S_flag. For instance (but not limited thereto), in a period during which the first flag signal S_flag is in the enable state, thede-glitch circuit 330 increases the counting result ACC with the rising rate. In a period during which the first flag signal S_flag is in the disable state, thede-glitch circuit 330 decreases the counting result ACC with the falling rate. Herein, the rising rate is greater than the falling rate. In different exemplary examples, the counting result ACC can be a digital value, a voltage value, a current value or other physical quantities. Thede-glitch circuit 330 sets a logic state of a second flag signal (also known as a protection flag signal) P_flag according to a relationship between the counting result ACC and a threshold TH. The threshold TH can be determined according to design requirements. -
FIG. 4 is a flowchart illustrating a de-glitch method of thede-glitch circuit 330 depicted inFIG. 3 according to an embodiment of the invention. The de-glitch method can perfoiiii a de-glitch operation on the first flag signal S_flag to obtain the second flag signal P_flag. Referring toFIG. 4 , thede-glitch circuit 330 determines the logic state of the first flag signal S_flag in step S410. If the first flag signal S_flag is in the first logic state, thede-glitch circuit 330 performs step S420 and step S430. Thede-glitch circuit 330 may include a rate circuit and a counting circuit, the rate circuit provides the rising rate to the counting circuit in the period during which the first flag signal S_flag is in the first logic state (step S420), and the counting circuit of thede-glitch circuit 330 increases the counting result ACC with the rising rate provided by the rate circuit (step S430). The rate circuit and the counting circuit will be described in detail later. The rate circuit may refer to arate circuit 331 depicted inFIG. 7 andFIG. 8 or refer to arate circuit 334 depicted inFIG. 9 . The counting circuit may refer to acounting circuit 332 depicted inFIG. 7 , or refer to acounting circuit 333 depicted inFIG. 8 , or refer to acounting circuit 335 depicted inFIG. 9 . - If the first flag signal S_flag is in the second logic state, the
de-glitch circuit 330 performs step S440 and step S450. The rate circuit of thede-glitch circuit 330 provides the falling rate to the counting circuit of thede-glitch circuit 330 in the period during which the first flag signal S_flag is in the second logic state (step S440), and the counting circuit of thede-glitch circuit 330 decreases the counting result ACC with the falling rate provided by the rate circuit (step S450). - After step S430 or step S450 is completed, the
de-glitch circuit 330 continues to perfoiin step S460. In step S460, the counting circuit of thede-glitch circuit 330 can set the logic state of the second flag signal P_flag according to the relationship between the counting result ACC and the threshold TH. For instance (but not limited thereto), the step S460 depicted inFIG. 4 includes sub steps S461 to S465, and the threshold TH includes a first threshold TH1 and a second threshold TH2. After step S430 or step S450 is completed, thede-glitch circuit 330 continues to perform step S461. The counting circuit of thede-glitch circuit 330 can compare the counting result ACC with the first threshold TH1 (step S461). When determining that the counting result ACC is greater than or equal to the first threshold TH1 in step S461, the counting circuit of thede-glitch circuit 330 sets the logic state of the second flag signal P_flag as a third logic state (step S462). In some embodiments, the third logic state can be the enable state (e.g., logic “1”, a high logic electrical potential or other signal states expressing “true”). - When determining that the counting result ACC is less than the first threshold TH1 in step S461, the counting circuit of the
de-glitch circuit 330 continues to perform step S463. In step S463, the counting circuit of thede-glitch circuit 330 can compare the counting result ACC with the second threshold TH2. When determining that the counting result ACC is less than or equal to the second threshold TH2 (the second threshold TH2 is less than the first threshold TH1) in step S463, the counting circuit of thede-glitch circuit 330 sets the logic state of the second flag signal P_flag as a fourth logic state (step S464). In some embodiments, the fourth logic state can be the disable state (e.g., logic “0”, a low logic electrical potential or other signal states expressing “false”). When determining that the counting result ACC is greater than the second threshold TH2 in step S463, the counting circuit of thede-glitch circuit 330 maintains the logic state of the second flag signal P_flag (step S465). - Referring to
FIG. 3 , a first input terminal of thecontrol circuit 310 can receive an indicator command turn on cmd from a previous-state circuit (not illustrated). A second input terminal of thecontrol circuit 310 is coupled to an output terminal of thede-glitch circuit 330 to receive the second flag signal P_flag. An output terminal of thecontrol circuit 330 is coupled to a control terminal of the indicator switch SW. Thecontrol circuit 310 correspondingly controls the indicator switch SW according to the logic state of the second flag signal P_flag. For instance (but not limited thereto), thecontrol circuit 310 can correspondingly control the indicator switch SW according to the indicator command turn_on_cmd in a period during which the second flag signal P_flag is in the disable state. Thecontrol circuit 310 can ignore the indicator command turn_on_cmd and control the indicator switch SW to be turned off in a period during which the second flag signal P_flag is in the enable state. Accordingly, when the short circuit event occurs on the indicator switch SW, thecontrol circuit 310 can instantly turn off the indicator switch SW, so as to prevent the indicator switch SW from bum-out. -
FIG. 5 is a waveform diagram of the counting result ACC and other signals of thede-glitch circuit 330 in the situation where the short circuit event occurs on the indicator pin L (e.g., when the indicator pin L is directly connected to the system voltage B+). Referring toFIG. 3 andFIG. 5 , it is assumed that, at a time point ta, the indicator pin L is short-circuited to the system voltage B+. Generally, the system voltage B+ is the DC voltage. When the indicator pin L is short-circuited to the system voltage B+, the current Isw flowing through the indicator switch SW will exceed the reference current, such that thedetection circuit 320 is triggered to set the logic state of the first flag signal S_flag as the enable state. In the period during which the first flag signal S_flag is in the enable state, thede-glitch circuit 330 increases the counting result ACC with the rising rate until the counting result ACC reaches the first threshold TH1. The rising rate of the counting result ACC can determine a time required for the counting result ACC to reach the first threshold TH1 (i.e., a confirmation time ton depicted inFIG. 5 ). The confirmation time ton can be determined based on design requirements. For instance (but not limited thereto), in the application scenario where the shortcircuit protection device 300 depicted inFIG. 3 is applied in thealternator 10 depicted in FIG. 1, the confirmation time ton can be greater than the initializing period when theindicator 20 depicted inFIG. 1 is activated. For example, the confirmation time ton can be set to 30 milliseconds or even longer. As another example, the confirmation time ton can depend on a maximum power amount endurable by the indicator switch SW. The confirmation time ton can prevent the protection mechanism of the indicator switch SW from being mistakenly triggered by noise signals. - When the
de-glitch circuit 330 determines that the counting result ACC is greater than or equal to the first threshold TH1, thede-glitch circuit 330 sets the logic state of the second flag signal P_flag as the enable state. Thecontrol circuit 310 can ignore the indicator command turn_on_cmd and control the indicator switch SW to be turned off in the period during which the second flag signal P_flag is in the enable state. In a period during which the indicator switch SW is turned off (a turned-off time toff as depicted inFIG. 5 ), the current Isw flowing through the indicator switch SW will be less than the reference current, such that thedetection circuit 320 is triggered to reset the logic state of the first flag signal S_flag as the disable state. In the period during which the first flag signal S_flag is in the disable state, thede-glitch circuit 330 decreases the counting result ACC with the falling rate until the counting result ACC reaches the second threshold TH2. As shown inFIG. 5 , the counting result ACC has the rising rate in the confirmation time ton greater than the falling rate in the turned-off time toff, that is, the counting result ACC rises quickly but falls slowly. The falling rate of the counting result ACC can determine a time required for the counting result ACC to reach the second threshold TH2 (i.e., the turned-off time toff as depicted inFIG. 5 ). The turned-off time toff can be determined based on design requirements. For example, the turned-off time toff can depend on a maximum power of the indicator switch SW. - When the
de-glitch circuit 330 determines that the counting result ACC is less than or equal to the second threshold TH2, thede-glitch circuit 330 resets the logic state of the second flag signal P_flag as the disable state. Thecontrol circuit 310 can correspondingly control the indicator switch SW according to the indicator command turn_on _cmd (herein, it is assumed that the indicator command turn_on_cmd is used to “turn on the indicator switch SW”) in the period during which the second flag signal P_flag is in the disable state. Accordingly, the indicator switch SW will be turned on to suffer the large short circuit current Isw. The current Isw exceeding the reference current will once again trigger thedetection circuit 320 to set the logic state of the first flag signal S_flag as the enable state. Such operation is repeatedly performed until the short circuit event disappears. The periodic turned-off time toff can make an average power of the indicator switch SW less than a rated maximum power of the indicator switch SW, and/or make a temperature of the indicator switch SW lower than a rated maximum temperature of the indicator switch SW. -
FIG. 6 is a waveform diagram of the counting result ACC and other signals of thede-glitch circuit 330 in the situation where the short circuit event occurs on the indicator pin L (e.g., when the indicator pin L is connected to the AC voltage). Referring toFIG. 3 andFIG. 6 , it is assumed that, at a time point tb, the indicator pin L is short-circuited to the AC voltage, and apulse width 601 of the AC voltage is less than the confirmation time ton depicted inFIG. 5 . When the indicator pin L is short-circuited to the AC voltage, the current Isw flowing through the indicator switch SW will exceed the reference current, such that thedetection circuit 320 is triggered to set the logic state of the first flag signal S_flag as the enable state. In the period during which the first flag signal S_flag is in the enable state (an enable time tl depicted inFIG. 6 ), thede-glitch circuit 330 increases the counting result ACC with the rising rate. When the counting result ACC has not yet reached the first threshold TH1, the AC voltage of the indicator pin L drops to a low electrical potential, resulting in that the current Isw flowing through the indicator switch SW is less than the reference current. The current Isw being less than the reference current will trigger thedetection circuit 320 to set the logic state of the first flag signal S_flag as the disable state. In the period during which the first flag signal S_flag is in the disable state (a disable time t1′ depicted inFIG. 6 ), thede-glitch circuit 330 decreases the counting result ACC with the falling rate. - When the counting result ACC has not yet reached the second threshold TH2, the AC voltage of the indicator pin L rises once again, resulting in that the current Isw flowing through the indicator switch SW is greater than the reference current. The current Isw exceeding the reference current will once again trigger the
detection circuit 320 to set the logic state of the first flag signal S_flag as the enable state. In the period during which the first flag signal S_flag is in the enable state (an enable time t2 depicted inFIG. 6 ), thede-glitch circuit 330 once again increases the counting result ACC with the rising rate, as shown inFIG. 6 . When the counting result ACC has not yet reached the first threshold TH1, the AC voltage of the indicator pin L once again drops to the low electrical potential, resulting in that the current Isw flowing through the indicator switch SW is less than the reference current. The current Isw being less than the reference current will once again trigger thedetection circuit 320 to set the logic state of the first flag signal S_flag as the disable state. In the period during which the first flag signal S_flag is in the disable state (a disable time t2′ depicted inFIG. 6 ), thede-glitch circuit 330 decreases the counting result ACC with the falling rate, as shown inFIG. 6 . - When the counting result ACC has not yet reached the second threshold TH2, the AC voltage of the indicator pin L rises yet again, resulting in that the current Isw flowing through the indicator switch SW is greater than the reference current. The current Isw exceeding the reference current will yet again trigger the
detection circuit 320 to set the logic state of the first flag signal S_flag as the enable state. In the period during which the first flag signal S_flag is in the enable state (an enable time t3 as depicted inFIG. 6 ), thede-glitch circuit 330 once again increases the counting result ACC with the rising rate until the counting result ACC reaches the first threshold TH1. - When the
de-glitch circuit 330 determines that the counting result ACC is greater than or equal to the first threshold TH1, thede-glitch circuit 330 sets the logic state of the second flag signal P_flag as the enable state. Thecontrol circuit 310 can ignore the indicator command turn_on_cmd and control the indicator switch SW to be turned off in the period during which the second flag signal P_flag is in the enable state. In a period during which the indicator switch SW is turned off, the current Isw flowing through the indicator switch SW will be less than the reference current, such that thedetection circuit 320 is triggered to reset the first flag signal S_flag as the disable state. In the period during which the first flag signal S_flag is in the disable state (e.g., a disable time t3′ as depicted inFIG. 6 ), thede-glitch circuit 330 decreases the counting result ACC with the falling rate until the counting result ACC reaches the second threshold TH2. - As shown in
FIG. 6 , when the indicator pin L is unexpectedly short-circuited to the AC voltage (a periodic pulse), because the counting result ACC has the rising rate greater than the falling rate, the counting result ACC can rise to thefirst threshold TH 1 and then thecontrol circuit 310 is triggered to turn off the indicator switch SW to thereby prevent the indicator switch SW from burn-out. Accordingly, even if the indicator pin L is unexpectedly short-circuited to the AC voltage and thepulse width 601 of the AC voltage is less than the confirmation time ton depicted inFIG. 5 , the shortcircuit protection device 300 depicted inFIG. 3 can still effectively protect the indicator switch SW by preventing the indicator switch SW from burn-out. - It should be noted that, under different application scenarios, related functions of the short
circuit protection device 300, thecontrol circuit 310, thedetection circuit 320 and/or thede-glitch circuit 330 can be implemented as software, firmware or hardware by utilizing common programming languages (e.g., C or C++), hardware description languages (e.g., Verilog HDL or VHDL) or other suitable programming languages. The software (or the firmware) capable of executing the related functions can be arranged into any known computer-accessible media such as magnetic tapes, semiconductor memories, magnetic disks or compact disks (e.g., CD-ROM or DVD-ROM); or the software (or the firmware) may be transmitted via the Internet, a wired communication, a wireless communication or other communication mediums. Said software (or the firmware) can be stored in the computer-accessible media, so that a computer processor can access/execute programming codes of the software (or the firmware). In addition, the device and the method of the invention can also be implemented by a combination of software and hardware. - The
detection circuit 320 depicted inFIG. 3 of the invention is configured to detect whether the current Isw flowing through the indicator switch SW exceeds the reference current, and the configuration of circuit components and the current detection method thereof are well known by persons skilled in the art. For instance, thedetection circuit 320 can include a resistor and a voltage comparator (e.g., as shown inFIG. 10 , but the invention is not limited thereto). The resistor can transfoiin the current Isw flowing through the indicator switch SW into a corresponding voltage, and the voltage comparator can compare the corresponding voltage with a reference voltage Vrefl and uses a comparison result thereof as the first flag signal S_flag. In another embodiment, thedetection circuit 320 can include a current source, a transistor, a resistor and a voltage comparator. -
FIG. 7 is a block diagram illustrating circuitry of thede-glitch circuit 330 depicted inFIG. 3 according to an embodiment of the invention. Thede-glitch circuit 330 can receive and perform a de-glitch operation on the first flag signal S_flag, and then output the second flag signal P_flag. In the embodiment depicted inFIG. 7 , thede-glitch circuit 330 includes thecounting circuit 332. In the period during which the first flag signal S_flag is in the first logic state (e.g., the enable state), thecounting circuit 332 increases the counting result ACC with the rising rate. In the period during which the first flag signal S_flag is in the second logic state (e.g., the disable state), thecounting circuit 332 decreases the counting result ACC with the falling rate. Herein, the rising rate is greater than the falling rate. Thecounting circuit 332 sets the logic state of the second flag signal P_flag according to the relationship between the counting result ACC and the threshold TH. - In the embodiment depicted in
FIG. 7 , thede-glitch circuit 330 may further includes therate circuit 331. Therate circuit 331 can provide the rising rate and the falling rate to thecounting circuit 332. Therate circuit 331 includes amultiplexer 910, and thecounting circuit 332 includes an up/downcounter 920. A first selection terminal of themultiplexer 910 is coupled to a first clock signal CLK1. A second selection terminal of themultiplexer 910 is coupled to a second clock signal CLK2. A control terminal of themultiplexer 910 is coupled to the first flag signal S_flag. A common terminal of themultiplexer 910 is coupled to a clock trigger terminal of the up/down counter 920 of thecounting circuit 332. A frequency of the first clock signal CLK1 is greater than a frequency of the second clock signal CLK2. An up/down control terminal of the up/downcounter 920 is coupled to the first flag signal S_flag. In the period during which the first flag signal S_flag is in the first logic state (e.g., the enable state), themultiplexer 910 selects to provide the first clock signal CLK1 with higher frequency to the clock trigger terminal of the up/down counter 920 of thecounting circuit 332, and the up/down counter 920 up-counts the counting result ACC according to the frequency of the first clock signal CLK1. In the period during which the first flag signal S_flag is in the second logic state (e.g., the disable state), themultiplexer 910 selects to provide the second clock signal CLK2 with lower frequency to the clock trigger terminal of the up/down counter 920 of thecounting circuit 332, and the up/down counter 920 down-counts the counting result ACC according to the frequency of the second clock signal CLK2. Therefore, the counting result ACC can rise quickly but fall slowly. - The up/down
counter 920 can also compare the counting result ACC with the threshold TH. In the present exemplary embodiment, the threshold TH includes the first threshold TH1 and the second threshold TH2. The up/downcounter 920 sets the logic state of the second flag signal P_flag as the third logic state (e.g., the enable state) when the counting result ACC is greater than or equal to the first threshold TH1. The up/downcounter 920 sets the logic state of the second flag signal P_flag as the fourth logic state (e.g., the disable state) when the counting result ACC is less than or equal to the second threshold TH2. -
FIG. 8 is a block diagram illustrating circuitry of thede-glitch circuit 330 depicted inFIG. 3 according to another embodiment of the invention. Thede-glitch circuit 330 includes therate circuit 331 and thecounting circuit 333. Therate circuit 331 and thecounting circuit 333 depicted inFIG. 8 may be inferred with reference to related descriptions for therate circuit 331 and thecounting circuit 332 depicted inFIG. 7 , which are not repeated hereinafter. In the embodiment depicted inFIG. 8 , thecounting circuit 333 includes acounter 1010 and aflag generator 1020. A clock trigger terminal of thecounter 1010 is coupled to the common terminal of themultiplexer 910 of therate circuit 331. An up/down control terminal of thecounter 1010 is coupled to the first flag signal S_flag. In the period during which the first flag signal S_flag is in the first logic state (e.g., the enable state), thecounter 1010 up-counts the counting result ACC according to the first clock signal CLK1 with higher frequency. In the period during which the first flag signal S_flag is in the second logic state (e.g., the disable state), thecounter 1010 down-counts the counting result ACC according to the second clock signal CLK2 with lower frequency. - An input terminal of the
flag generator 1020 is coupled to an output terminal of thecounter 1010 to receive the counting result ACC. Theflag generator 1020 compares the counting result ACC with the threshold TH. In the present exemplary embodiment, the threshold TH includes the first threshold TH1 and the second threshold TH2. Theflag generator 1020 sets the logic state of the second flag signal P_flag as the third logic state (e.g., the enable state) when the counting result ACC is greater than the first threshold TH1. Theflag generator 1020 sets the logic state of the second flag signal P_flag as the fourth logic state (e.g., the disable state) when the counting result ACC is less than or equal to the second threshold TH2. -
FIG. 9 is a block diagram illustrating circuitry of thede-glitch circuit 330 depicted inFIG. 3 according to yet another embodiment of the invention. Thede-glitch circuit 330 includes therate circuit 334 and thecounting circuit 335. Therate circuit 334 and thecounting circuit 335 depicted inFIG. 9 may be inferred with reference to related descriptions for therate circuit 331 and thecounting circuit 332, which are not repeated hereinafter. In the embodiment depicted inFIG. 9 , therate circuit 334 includes aninverter 1110, afirst transistor 1120 and asecond transistor 1130, and thecounting circuit 335 includes aresistor 1140, acapacitor 1150 and avoltage comparator 1160. An input terminal of theinverter 1110 is coupled to the first flag signal S_flag. A first terminal of thefirst transistor 1120 is coupled to a system voltage VCC. A control terminal of thefirst transistor 1120 is coupled to an output terminal of theinverter 1110. A first terminal of thesecond transistor 1130 is coupled to a reference voltage (e.g., the ground voltage GND). A second terminal of thesecond transistor 1130 is coupled to a second terminal of thefirst transistor 1120. A control terminal of thesecond transistor 1130 is coupled to the output terminal of theinverter 1110. - A first terminal of the
resistor 1140 is coupled to the second terminal of thefirst transistor 1120 and the second terminal of thesecond transistor 1130. A first terminal of thecapacitor 1150 is coupled to a second terminal of theresistor 1140, and a second terminal of thecapacitor 1150 is coupled to a reference voltage (e.g., the ground voltage GND). An inverting input terminal of thevoltage comparator 1160 is coupled to a reference voltage Vref3. A level of the reference voltage Vref3 can be determined based on design requirements. A non-inverting input terminal of thevoltage comparator 1160 is coupled to the first terminal of thecapacitor 1150. An output terminal of thevoltage comparator 1160 outputs the second flag signal P_flag. - A channel width of the
second transistor 1130 is smaller than a channel width of thefirst transistor 1120. In other words, a current of thefirst transistor 1120 is greater than a current of thesecond transistor 1130. In the period during which the first flag signal S_flag is in the enable state, thefirst transistor 1120 is turned on while thesecond transistor 1130 is turned off, so that thecapacitor 1150 can be quickly charged by thefirst transistor 1120 with greater current. Therefore, an electrical potential of thecapacitor 1150 rises with higher speed (which is equivalent to increase the counting result ACC with the greater rising rate). In the period during which the first flag signal S_flag is in the disable state, thefirst transistor 1120 is turned off while thesecond transistor 1130 is turned on, so that thecapacitor 1150 can be slowly discharged by thesecond transistor 1130 with smaller current. Therefore, the electrical potential of thecapacitor 1150 falls with slower speed (which is equivalent to decrease the counting result ACC with the less falling rate). Thevoltage comparator 1160 compares the electrical potential of thecapacitor 1150 with the reference voltage Vref3 (which is equivalent to compare the counting result ACC with the threshold TH), and uses a comparison result thereof as the second flag signal P_flag. -
FIG. 10 is a block diagram illustrating circuitry of thecontrol circuit 310 depicted inFIG. 3 according to an embodiment of the invention. In the embodiment depicted inFIG. 10 , thecontrol circuit 310 includes aresistor 311, acapacitor 312, anoperation amplifier 313, aNOT gate 314, aNAND gate 315 and atransistor 316. A first terminal of theresistor 311 is coupled to a first terminal of the indicator switch SW and the indicator pin L. A second terminal of the indicator switch SW is coupled to a reference voltage (e.g., the ground voltage GND). A first teiminal of thecapacitor 312 is coupled to a second terminal of theresistor 311. A second terminal of thecapacitor 312 is coupled to a reference voltage (e.g., the ground voltage GND). An inverting input terminal of theoperational amplifier 313 is coupled to a reference voltage Vref4. A non-inverting input terminal of theoperational amplifier 313 is coupled to the first terminal of thecapacitor 312. An output terminal of theoperational amplifier 313 is coupled to the control terminal of the indicator switch SW. A level of the reference voltage Vref4 can be determined based on design requirements. For example, the level of the reference voltage Vref4 can be 1.2V. Theoperational amplifier 313 and the indicator switch SW can lock an electrical potential of the indicator pin L at the reference voltage Vref4. - An input terminal of the
NOT gate 314 is coupled to an output terminal of thede-glitch circuit 330 to receive the second flag signal P_flag. A first input terminal of theNAND gate 315 can receive the indicator command turn_on_cmd. A second input terminal of theNAND gate 315 is coupled to an output terminal of theNOT gate 314. A control terminal of thetransistor 316 is coupled to an output terminal of theNAND gate 315. A first terminal of thetransistor 316 is coupled to the control terminal of the indicator switch SW. A second terminal of thetransistor 316 is coupled to a reference voltage (e.g., the ground voltage GND). In the period during which the second flag signal P_flag is in the disable state, the indicator command turn_on_cmd can control thetransistor 316 through theNAND gate 315 to thereby control the indicator switch SW. TheNAND gate 315 can block the indicator command turn_on_cmd and control the indicator switch SW to be turned off through thetransistor 316 in the period during which the second flag signal P_flag is in the enable state. - In summary, the
de-glitch circuit 330 and the de-glitch method as described in the embodiments of the invention are capable of effectively detecting the periodic pulse of the first flag signal S_flag. In the situation where a periodic pulse width of the first flag signal S_flag is greater than the threshold TH, the first flag signal S_flag can trigger thede-glitch circuit 330 to set the logic state of the second flag signal P_flag. In the situation where the periodic pulse width of the first flag signal S_flag is less than the confirmation time, the periodic pulse of the first flag signal S_flag can still trigger thede-glitch circuit 330 to set the logic state of the second flag signal P_flag. In the situation where a non-periodic pulse width of the first flag signal S_flag is less than the confirmation time, the non-periodic pulse of the first flag signal S_flag will not trigger thede-glitch circuit 330 so that the logic state of the flag signal P_flag can be reset. Thede-glitch circuit 330 can be applied in the shortcircuit protection device 300. In the situation where the periodic pulse width of the short circuit current of the indicator switch SW is less than the confirmation time, the periodic pulse of the short circuit current can still trigger the shortcircuit protection device 300 to ignore the indicator command and turn off the indicator switch SW. - It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (20)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW104123032 | 2015-07-16 | ||
TW104123032A TWI560965B (en) | 2015-07-16 | 2015-07-16 | De-glitch circuit and de-glitch method and short circuit protection device |
TW104123032A | 2015-07-16 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170019045A1 true US20170019045A1 (en) | 2017-01-19 |
US9553537B1 US9553537B1 (en) | 2017-01-24 |
Family
ID=57775193
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/854,028 Expired - Fee Related US9553537B1 (en) | 2015-07-16 | 2015-09-14 | De-glitch circuit and de-glitch method and short circuit protection device |
Country Status (2)
Country | Link |
---|---|
US (1) | US9553537B1 (en) |
TW (1) | TWI560965B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI625032B (en) * | 2017-07-20 | 2018-05-21 | 光寶科技股份有限公司 | Low phase surge protection device |
EP3654050A1 (en) * | 2018-11-14 | 2020-05-20 | Siemens Healthcare GmbH | Optimized use of a system component in an imaging system |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2885650B2 (en) * | 1993-11-11 | 1999-04-26 | 株式会社東芝 | Disc playback device |
JPH07336342A (en) * | 1994-06-13 | 1995-12-22 | Fujitsu Ltd | Clock reproducing circuit |
JP4094460B2 (en) * | 2003-03-18 | 2008-06-04 | 松下電器産業株式会社 | Analog signal level detection circuit |
US7129763B1 (en) * | 2004-11-08 | 2006-10-31 | Western Digital Technologies, Inc. | Adjusting power consumption of digital circuitry by generating frequency error representing error in propagation delay |
TWI283804B (en) * | 2005-05-12 | 2007-07-11 | System General Corp | An over-voltage protection apparatus for power converters |
US8031269B2 (en) * | 2005-10-11 | 2011-10-04 | Panasonic Corporation | Chroma killer detection circuit |
US7778093B2 (en) * | 2007-08-08 | 2010-08-17 | Mediatek Inc. | Memory control circuit capable of dynamically adjusting deglitch windows, and related method |
WO2009082484A1 (en) * | 2007-12-26 | 2009-07-02 | Audiovox Corporation | Home control protection system |
JP2010251885A (en) * | 2009-04-13 | 2010-11-04 | Panasonic Corp | Agc circuit |
TWI445936B (en) * | 2011-06-03 | 2014-07-21 | Univ Nat Taiwan Science Tech | Temperature sensing system for supporting single-point calibration |
JP2013183415A (en) * | 2012-03-05 | 2013-09-12 | Elpida Memory Inc | Semiconductor device and method of adjusting phase of clock signal |
US9484917B2 (en) * | 2012-12-18 | 2016-11-01 | Intel Corporation | Digital clamp for state retention |
US9485825B2 (en) * | 2014-11-07 | 2016-11-01 | Power Integrations, Inc. | Enable circuit for lighting drivers |
-
2015
- 2015-07-16 TW TW104123032A patent/TWI560965B/en not_active IP Right Cessation
- 2015-09-14 US US14/854,028 patent/US9553537B1/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
TWI560965B (en) | 2016-12-01 |
US9553537B1 (en) | 2017-01-24 |
TW201705638A (en) | 2017-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11159009B2 (en) | Voltage regulator over-current protection | |
US10396571B2 (en) | Adaptive overvoltage protection for adaptive power adapters | |
US9553514B2 (en) | DC-DC converter | |
JP5228971B2 (en) | Power circuit | |
US9923365B2 (en) | Short-circuit protection circuit for voltage sampling resistor of primary side converter | |
JP6211916B2 (en) | Switching regulator | |
US8742834B2 (en) | Negative-voltage charge pump circuit | |
US9712041B2 (en) | Apparatuses and methods for over-current protection of DC-DC voltage converters | |
US11474549B2 (en) | Semiconductor integrated circuit for regulator, and fan motor system | |
US8598824B2 (en) | Motor drive circuit | |
US20130063121A1 (en) | Short-circuit protection circuit and dc-dc converter | |
US9553537B1 (en) | De-glitch circuit and de-glitch method and short circuit protection device | |
US10141925B1 (en) | Circuits and methods for strengthening load transient response compensation | |
JP5163211B2 (en) | Semiconductor integrated circuit for reset circuit and power supply control | |
TWI395515B (en) | Switching control circuit with voltage sensing function and photo-flash capacitor charger thereof | |
CN106374421A (en) | De-glitch circuit, de-glitch method and short circuit protection apparatus | |
US9042066B2 (en) | Output stage with short-circuit protection | |
JP2007193458A (en) | Power supply circuit | |
US11183999B2 (en) | Control circuit and semiconductor device | |
US11916476B2 (en) | Voltage generator and voltage generating method thereof | |
GB2557999A (en) | Voltage regulator | |
JP2011227744A (en) | Dc power supply device and semiconductor integrated circuit for voltage regulator | |
JP6943709B2 (en) | Power supply device | |
US9787116B2 (en) | Charging circuit, control chip and control method thereof | |
JP5181761B2 (en) | Semiconductor integrated circuit for reset circuit and power supply control |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ACTRON TECHNOLOGY CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LU, CHIH-CHUN;REEL/FRAME:036596/0073 Effective date: 20150903 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20210124 |