US20160379961A1 - Semiconductor package including a step type substrate - Google Patents
Semiconductor package including a step type substrate Download PDFInfo
- Publication number
- US20160379961A1 US20160379961A1 US14/882,557 US201514882557A US2016379961A1 US 20160379961 A1 US20160379961 A1 US 20160379961A1 US 201514882557 A US201514882557 A US 201514882557A US 2016379961 A1 US2016379961 A1 US 2016379961A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor chip
- face
- substrate
- semiconductor
- recess
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 292
- 239000000758 substrate Substances 0.000 title claims abstract description 124
- 238000007789 sealing Methods 0.000 claims description 19
- 239000000853 adhesive Substances 0.000 claims description 17
- 230000001070 adhesive effect Effects 0.000 claims description 17
- 229910000679 solder Inorganic materials 0.000 claims description 15
- 230000004044 response Effects 0.000 claims description 3
- 238000003475 lamination Methods 0.000 claims description 2
- 238000000034 method Methods 0.000 description 8
- 230000008569 process Effects 0.000 description 5
- 238000004891 communication Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 230000004907 flux Effects 0.000 description 3
- 239000002390 adhesive tape Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229920006336 epoxy molding compound Polymers 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000000465 moulding Methods 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06558—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having passive surfaces facing each other, i.e. in a back-to-back arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06572—Auxiliary carrier between devices, the carrier having an electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
- H01L2225/06586—Housing with external bump or bump-like connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- Various embodiments generally relate to a semiconductor package, and more particularly, to a semiconductor package including a step type substrate.
- a semiconductor package may be provided.
- the semiconductor package may include a substrate configured to include a first face and a second face opposite the first face and to have a recess formed in the first face.
- the semiconductor package may include a first semiconductor chip disposed to the bottom of the recess, and a second semiconductor chip disposed to the second face of the substrate.
- the semiconductor package may include a third semiconductor chip disposed over the first face of the substrate and the first semiconductor chip.
- the semiconductor package may include a fourth semiconductor chip disposed over the third semiconductor chip.
- an electronic system may be provided.
- the electronic system to which a semiconductor package has been applied may include a controller, an interface, an input/output device, and a memory device coupled by a bus.
- the controller and the memory device may include a semiconductor package, including a substrate configured to include a first face and a second face opposite the first face and to have a recess formed in the first face, a first semiconductor chip disposed to the bottom of the recess, a second semiconductor chip disposed to the second face of the substrate, a third semiconductor chip disposed over the first face of the substrate and the first semiconductor chip, and a fourth semiconductor chip disposed over the third semiconductor chip.
- a memory card may be provided.
- the memory card may include a semiconductor package.
- the memory card may include memory including a semiconductor package and a memory controller to control the memory.
- the semiconductor package may include a substrate configured to include a first face and a second face opposite the first face and to have a recess formed in the first face, a first semiconductor chip disposed to the bottom of the recess, a second semiconductor chip disposed to the second face of the substrate, a third semiconductor chip disposed over the first face of the substrate and the first semiconductor chip, and a fourth semiconductor chip disposed over the third semiconductor chip.
- FIG. 1 is a plan view illustrating a representation of an example of a semiconductor package according to an embodiment other than a sealing member.
- FIG. 2 is a bottom view illustrating a representation of an example of the semiconductor package according to an embodiment.
- FIG. 3 is a cross-sectional view illustrating a representation of an example of the semiconductor package taken along line A-A′ of FIG. 1 according to an embodiment.
- FIGS. 4A to 4F are cross-sectional views illustrating representations of examples for each process which illustrate a method of manufacturing a semiconductor package according to an embodiment.
- FIG. 5 is a cross-sectional view illustrating a representation of an example of a semiconductor package according to an embodiment.
- FIG. 6 is a block diagram illustrating a representation of an example of an electronic system to which a semiconductor package according to various embodiments has been applied.
- FIG. 7 is a block diagram illustrating a representation of an example of a memory card including a semiconductor package according to various embodiments.
- Various embodiments may provide a semiconductor package including a step type substrate.
- a semiconductor package 100 may include a substrate 10 , semiconductor chips 20 , 30 , 40 , and 50 , first to third bumps 62 , 64 , and 66 , bonding wires 68 , a sealing member 80 , and external connection electrodes 90 .
- the semiconductor package 100 may include an adhesive member 70 .
- the substrate 10 may be a printed circuit substrate of a multi-layer structure, for example.
- the substrate 10 may generally have a square plate shape when viewed on a plane.
- the substrate 10 may have a first face 10 a corresponding to the top and a second face 10 b facing the first face 10 a and corresponding to the bottom.
- the substrate 10 may have a recess R in the first face 10 a thereof so that it has a step type in terms of a cross section.
- the recess R When viewed on a plane, the recess R may have a rectangular shape in which a length in a first direction X is shorter than a length in a second direction Y perpendicular to the first direction X.
- the recess R may be formed in the central part of the first face 10 a of the substrate 10 in such a way as to extend in the second direction Y.
- the first direction may be an X direction
- the second direction may be a Y direction.
- the substrate 10 may include a plurality of first bonding fingers 12 arranged at the bottom of the recess R, a plurality of third and fourth bonding fingers 14 and 15 arranged in the first face 10 a , and second bonding fingers 13 arranged in the second face 10 b .
- the substrate 10 may include a plurality of ball lands 16 arranged in the second face 10 b .
- the first bonding fingers 12 may be formed so that they are arranged in the second direction Y at edges that belong to the bottom of the recess R and that are placed on both sides in the first direction X.
- the second bonding fingers 13 may be formed so that they are arranged in portions of the second face 10 b of the substrate 10 that faces the first bonding fingers 12 .
- the third bonding fingers 14 may be formed so that they are arranged in the second direction Y in portions of the first face 10 a of the substrate 10 adjacent to the recess R in the first direction X.
- the fourth bonding fingers 15 may be formed so that they are arranged in the second direction Y outside the third bonding fingers 14 in the first face 10 a of the substrate 10 .
- the ball lands 16 may be arranged in plural columns outside the second bonding fingers 13 in the second face 10 b of the substrate 10 , for example, in two columns at respective edges on both sides of the second face 10 b of the substrate 10 in the first direction X.
- the substrate 10 may include circuit patterns respectively formed in the first face 10 a and the second face 10 b including the recess R and via patterns formed on the inner surfaces of the circuit patterns.
- the first to fourth bonding fingers 12 , 13 , 14 , and 15 may be end parts of the circuit patterns.
- the first to fourth bonding fingers 12 , 13 , 14 , and 15 and the ball lands 16 may be electrically coupled by the circuit patterns and the via patterns.
- the substrate 10 may include solder resists formed on the first face 10 a and the second face 10 b and formed to cover the respective circuit patterns, but to expose the first to fourth bonding fingers 12 , 13 , 14 , and 15 and the ball lands 16 .
- the first semiconductor chip 20 may include an active face 20 a and a back side 20 b opposite the active face 20 a . In an embodiment, four or more sides may be provided between the active face 20 a and the back side 20 b .
- the first semiconductor chip 20 may include a plurality of first bonding pads 22 arranged in the second direction Y at edges on both sides in the first direction X of the active face 20 a . In an embodiment, the first bonding pads 22 of the active face 20 a may be arranged in the second direction Y at an edge and at another edge opposing the edge.
- the first semiconductor chip 20 may be disposed so that the active face 20 a faces the bottom of the recess R.
- the first semiconductor chip 20 may be dispose to flip-chip bonding through the medium of the first bumps 62 formed on the first bonding pads 22 so that the first bonding pads 22 are electrically coupled to the first bonding fingers 12 .
- the first semiconductor chip 20 when viewed on a plane, may have a shape corresponding to the recess R, that is, a rectangular shape in which a length in the second direction Y is longer than that in the first direction X.
- the first semiconductor chip 20 may be a memory chip.
- the semiconductor chip 20 may be a memory chip for a mobile.
- the second semiconductor chip 30 may include an active face 30 a and a back side 30 b opposite the active face 30 a . In an embodiment, four or more sides may be provided between the active face 30 a and the back side 30 b .
- the second semiconductor chip 30 may include a plurality of second bonding pads 32 arranged in the second direction Y at an edge on both sides in the first direction X of the active face 30 a . In an embodiment, the second bonding pads 32 of the active face 30 a may be arranged in the second direction Y at an edge and at another edge opposing the edge.
- the second semiconductor chip 30 may be disposed so that the active face 30 a faces the second face 10 b of the substrate 10 .
- the second semiconductor chip 30 may be dispose to flip-chip bonding through the medium of the second bumps 64 formed on the second bonding pads 32 so that the second bonding pads 32 are electrically coupled to the second bonding fingers 13 .
- the second semiconductor chip 30 may generally have the same shape and size as the first semiconductor chip 20 .
- the second semiconductor chip 30 may be disposed in the second face 10 b of the substrate 10 .
- the second semiconductor chip 30 may be a memory chip like the first semiconductor chip 20 .
- the sides of the first semiconductor chip 20 may vertically align with the sides of the second semiconductor chip 30 to provide little or no overhang between the two chips as illustrated in FIGS. 1-3 .
- the third semiconductor chip 40 may include an active face 40 a and a back side 40 b opposite the active face 40 a . In an embodiment, four or more sides may be provided between the active face 40 a and the back side 40 b .
- the third semiconductor chip 40 may include a plurality of third bonding pads 42 arranged in the second direction Y at edges on both sides in the first direction X of the active face 40 a . In an embodiment, the third bonding pads 42 of the active face 40 a may be arranged in the second direction Y at an edge and at another edge opposing the edge.
- the third semiconductor chip 40 may be disposed so that the active face 40 a faces the first face 10 a of the substrate 10 and the back side 20 b of the first semiconductor chip 20 .
- the third semiconductor chip 40 may be dispose to flip-chip bonding through the medium of the third bumps 66 formed on the third bonding pads 42 so that the third bonding pads 42 are electrically coupled to the third bonding fingers 14 .
- the third semiconductor chip 40 when viewed on a plane, may have a rectangular shape in which a length in the first direction X is longer or much longer than that in the second direction Y.
- the third semiconductor chip 40 may be disposed so that it is perpendicular to the first semiconductor chip 20 or the recess R.
- the first semiconductor chip 20 is disposed in the recess R of the substrate 10 , and the third semiconductor chip 40 is mounted on the first semiconductor chip 20 and the first face 10 a of the substrate 10 .
- the first semiconductor chip 20 is disposed in the recess R of the substrate 10
- the third semiconductor chip is mounted on the first face 10 a of the substrate and crosses over, passes over, or bridges over the first semiconductor chip 20 and recess R.
- the first directions X of the first semiconductor chip 20 and the third semiconductor chip 40 that are crossed and stacked have different lengths, but an overhang structure is not formed because part of the third semiconductor chip 40 more protruded than a boundary surface in the first direction X of the first semiconductor chip 20 is directly supported by the substrate 10 .
- the third semiconductor chip 40 may be a memory chip.
- the fourth semiconductor chip 50 may include an active face 50 a and a back side 50 b opposite the active face 50 a . In an embodiment, four or more sides may be provided between the active face 50 a and the back side 50 b .
- the fourth semiconductor chip 50 may include a plurality of fourth bonding pads 52 arranged in the second direction Y at edges on both sides in the first direction X of the active face 50 a . In an embodiment, the fourth bonding pads 52 of the active face 50 a may be arranged in the second direction Y at an edge and at another edge opposing the edge.
- the fourth semiconductor chip 50 may be disposed on the back side 40 b of the third semiconductor chip 40 through the medium of an adhesive member 70 so that the back side 50 b faces the back side 40 b of the third semiconductor chip 40 .
- the fourth bonding pads 42 of the fourth semiconductor chip 50 may be electrically coupled to the fourth bonding fingers 15 of the substrate 10 by the bonding wires 68 .
- the loop of the bonding wires 68 may be controlled by taking into consideration a total thickness of the semiconductor package 100 according to an embodiment.
- the fourth semiconductor chip 50 may generally have the same size and shape as the third semiconductor chip 40 . That is, when viewed on a plane, the fourth semiconductor chip 50 may have a rectangular shape in which a length in the first direction X is longer than that in the second direction Y and may be disposed so that it is perpendicular to the first semiconductor chip 20 .
- the fourth semiconductor chip 50 may be a memory chip.
- the sides of the third semiconductor chip 40 may vertically align with the sides of the fourth semiconductor chip 50 to provide little or no overhang between the two chips as illustrated in FIGS. 1-3 .
- the adhesive member 70 functions to attach the fourth semiconductor chip 50 on the back side 30 b of the third semiconductor chip 40 and may include an adhesive tape or an adhesive paste.
- the thickness of the adhesive member 70 may be properly controlled by taking into consideration a total thickness of the semiconductor package 100 according to an embodiment.
- the sealing member 80 may include an epoxy molding compound.
- the sealing member 80 may be formed on the first face 10 a of the substrate 10 so that it covers the first semiconductor chip 20 , the third semiconductor chip 40 , the fourth semiconductor chip 50 , and the bonding wires 68 and may also be formed on part of the second face 10 b of the substrate 10 so that it covers the second semiconductor chip 30 .
- the sealing member 80 formed on the first face 10 a of the substrate 10 may be formed to fill the recess R in which the first semiconductor chip 20 has been disposed.
- the external connection electrodes 90 may include solder balls and may be formed on the respective ball lands 16 arranged in the second face 10 b of the substrate 10 .
- the external connection electrodes 90 including solder balls may be formed by attaching the solder balls in the state in which a flux has been dotted on the ball lands 16 of the substrate 10 and reflowing the attached solder balls.
- the height of the solder ball may be set as a range in which the second semiconductor chip 30 and the sealing member 80 surrounding the second semiconductor chip 30 do not generate interface when the semiconductor package according to an embodiment is mounted on an external circuit, that is, a system board.
- the solder ball may be formed to have a height that is equal to or greater than the thickness of the sealing member 80 formed on the second face 10 b of the substrate 10 .
- the aforementioned semiconductor package according to an embodiment is implemented by performing flip-chip bonding on the first and the second semiconductor chips over and under the step type substrate and stacking the third and the fourth semiconductor chips over the step type substrate.
- the semiconductor package according to an embodiment can suppress a phenomenon in which the package is bent in one direction due to an asymmetrical structure because the chips are crossed and stacked. Furthermore, the semiconductor package according to an embodiment may be very stable in structure because all the semiconductor chips are firmly supported by the substrate or other chips without an overhang structure. Furthermore, the semiconductor package according to an embodiment can implement a relatively thin package compared to a package in which four semiconductor chips are vertically stacked on a substrate of the same thickness, for example, because the first semiconductor chip is disposed in the recess of the substrate. Furthermore, the semiconductor package according to an embodiment can implement a thin package because the thickness of the substrate or the external connection terminal is reduced to a minimum and the thickness of the chip is designed to determine the thickness of the package.
- the semiconductor package according to an embodiment may be fabricated through the following processes.
- the substrate 10 configured to include the first face 10 a and the second face 10 b opposite the first face 10 a and to have the recess R formed in the central part of the first face 10 a is prepared.
- the recess R may have a shape in which a length in the second direction perpendicular to the first direction is much longer than a length in the first direction.
- the substrate 10 may include the plurality of first bonding fingers 12 arranged at the bottom of the recess R, the second bonding fingers 13 arranged in portions of the second face 10 b of the substrate 10 corresponding to the first bonding fingers 12 , the third bonding fingers 14 arranged in portions of the first face 10 a adjacent to the recess R, and the fourth bonding fingers 15 arranged in portions of the first face 10 a outside the third bonding fingers 14 .
- the substrate 10 may include the ball lands 16 arranged in portions of the second face 10 b outside the second bonding fingers 13 .
- the substrate 10 may include the circuit patterns respectively formed in the first face 10 a and the second face 10 b including the bottom of the recess R and the via patterns formed in the circuit patterns. Furthermore, the substrate 10 may include the solder resists formed to expose the second to fourth bonding fingers 13 , 14 , and 15 and the ball lands 16 on the first face 10 a and the second face 10 b , respectively.
- the first semiconductor chip 20 is disposed at the bottom of the recess R of the substrate 10 in accordance with a flip-chip bonding method.
- the first semiconductor chip 20 may have a shape similar to that of the recess R of the substrate 10 , but may have a smaller size than the recess R when viewed on a plane.
- the first semiconductor chip 20 may include the first bonding pads 22 arranged at edges on both sides of the active face 20 a .
- the first semiconductor chip 20 is physically attached within the recess R of the substrate 10 by the first bumps 62 respectively formed on the first bonding pads 22 .
- the first bonding pads 22 of the first semiconductor chip 20 are electrically coupled to the first bonding fingers 12 of the substrate 10 .
- the second semiconductor chip 30 is disposed on the second face 10 b of the substrate 10 in accordance with a flip-chip bonding method.
- the second semiconductor chip 30 may generally have the same shape as the first semiconductor chip 20 .
- the second semiconductor chip 30 may include the second bonding pads 32 arranged at edges on both sides of the active face 30 a .
- the second semiconductor chip 30 is physically attached to a portion of the second face 10 b of the substrate 10 corresponding to the recess R by the second bumps 64 respectively formed on the second bonding pads 22 .
- the second bonding pads 32 of the second semiconductor chip 30 are electrically coupled to the second bonding fingers 13 of the substrate 10 .
- the third semiconductor chip 40 is disposed on the first semiconductor chip 20 and the first face 10 a of the substrate 10 in accordance with a flip-chip bonding method.
- the third semiconductor chip 40 may have a shape in which a length in the first direction is much greater than a length in the second direction perpendicular or substantially perpendicular to the first direction and may be disposed in such a way as to cross the first semiconductor chip 20 .
- the third semiconductor chip 40 may include the third bonding pads 42 arranged at edges on both sides of the active face 40 a of the third semiconductor chip 40 .
- the third semiconductor chip 40 is physically attached to the first face 10 a of the substrate 10 by the third bumps 66 respectively formed on the third bonding pads 42 .
- the third bonding pads 42 of the third semiconductor chip 40 is electrically coupled to the third bonding fingers 14 of the substrate 10 .
- the fourth semiconductor chip 50 is disposed on the third semiconductor chip 40 in a space-up type.
- the fourth semiconductor chip 50 may generally have the same shape as the third semiconductor chip 40 .
- the fourth semiconductor chip 50 may include the fourth bonding pads 52 arranged at edges on both sides of the active face 50 a of the fourth semiconductor chip 50 .
- the fourth semiconductor chip 50 is physically fixed on the third semiconductor chip 40 through the medium of the adhesive member 70 .
- the fourth bonding pads 42 of the fourth semiconductor chip 50 and the fourth bonding fingers 15 of the substrate 10 are electrically coupled by the bonding wires 68 .
- the sealing member 80 is formed on the entire first face 10 a of the substrate 10 and on part of the second face 10 b of the substrate 10 opposite the recess R through a molding process so that the first semiconductor chip 20 , the third semiconductor chip 40 , the fourth semiconductor chip 50 , and the bonding wires 68 are covered and the second semiconductor chip 30 is also covered.
- the materials of the sealing member 80 are filled in the recess R disposed in the first semiconductor chip 20 .
- the materials are filled in the spaces between the substrate 10 and the first semiconductor chip 20 and the third semiconductor chip 40 and the space between the second face 10 b of the substrate 10 and the second semiconductor chip 30 .
- the solder ball is attached on each of the ball land to which the flux has been dotted. Thereafter, a reflow process is performed on the attached solder balls, thereby forming the external connection electrodes 90 formed of the solder balls on the ball lands 16 . As a result, the fabrication of the semiconductor package 100 according to an embodiment is completed.
- a semiconductor package 200 may include a substrate 10 , semiconductor chips 20 , 30 , 40 , and 50 , first and second bumps 62 and 64 , first and second bonding wires 67 and 69 , a sealing member 80 , and external connection electrodes 90 .
- the semiconductor package 200 according to an embodiment may further include first and second adhesive members 72 and 74 .
- the substrate 10 may include a first face 10 a corresponding to the top and a second face 10 b opposite the first face 10 a and corresponding to the bottom.
- the substrate 10 may include a recess R in the first face 10 a .
- the substrate 10 may include a plurality of first, third, and fourth bonding fingers 12 , 14 , and 15 arranged in the first face 10 a and at the bottom of the recess R and second bonding fingers 13 arranged in the second face 10 b of the substrate 10 .
- the substrate 10 may include a plurality of ball lands 16 arranged in the second face 10 b .
- the third bonding fingers 14 may be placed outside a portion where the third semiconductor chip 40 is disposed in the first face 10 a of the substrate 10 .
- the substrate 10 may include circuit patterns respectively formed in the first face 10 a and the second face 10 b including the bottom of the recess R and via patterns formed within the circuit patterns. Furthermore, the substrate 10 may include a solder resist formed to expose the second to fourth bonding fingers 13 , 14 , and 15 and the ball lands 16 on the first face 10 a and the second face 10 b.
- the first semiconductor chip 20 may include an active face 20 a and a back side 20 b opposite the active face 20 a .
- the first semiconductor chip 20 may include a plurality of first bonding pads 22 arranged at edges on both sides of the active face 20 a .
- the first semiconductor chip 20 may be dispose to flip-chip bonding to the bottom of the recess R through the medium of the first bump 62 formed on the first bonding pads 22 .
- the second semiconductor chip 30 may include an active face 30 a and a back side 30 b opposite the active face 30 a .
- the second semiconductor chip 30 may include a plurality of second bonding pads 32 arranged at edges on both sides of the active face 30 a .
- the second semiconductor chip 30 may be dispose to flip-chip bonding to the second face 10 b of the substrate 10 through the medium of the second bumps 64 formed on the second bonding fingers 32 .
- the third semiconductor chip 40 may include an active face 40 a and a back side 40 b opposite the active face 40 a .
- the third semiconductor chip 40 may include a plurality of third bonding pads 42 arranged at edges on both sides of the active face 40 a .
- the third semiconductor chip 40 may be disposed so that the back side 40 b faces the active face 20 a of the first semiconductor chip 20 and the first face 10 a of the substrate 10 .
- the third semiconductor chip 40 may be disposed on the substrate 10 and the first semiconductor chip 20 through the medium of the first adhesive member 72 so that it crosses the first semiconductor chip 20 .
- the fourth semiconductor chip 50 may include an active face 50 a and a back side 50 b opposite the active face 50 a .
- the fourth semiconductor chip 50 may include a plurality of fourth bonding pads 52 arranged at edges on both sides of the active face 40 a .
- the fourth semiconductor chip 50 may be disposed on the third semiconductor chip 40 through the medium of the second adhesive member 74 so that the back side 50 b faces the active face 40 a of the third semiconductor chip 40 .
- the fourth semiconductor chip 50 may generally have the same size and shape as the third semiconductor chip 40 .
- the fourth semiconductor chip 50 may be disposed so that it is perpendicular or substantially perpendicular to the first semiconductor chip 20 .
- the first bumps 62 may electrically couple the first bonding fingers 12 of the substrate 10 and the first bonding pads 22 of the first semiconductor chip 20 .
- the second bumps 64 may electrically couple the second bonding fingers 13 of the substrate 10 and the second bonding pads 32 of the second semiconductor chip 30 .
- the first bonding wires 67 may electrically couple the third bonding fingers 14 of the substrate 10 and the third bonding pads 42 of the third semiconductor chip 40 .
- the second bonding wires 69 may electrically couple the fourth bonding fingers 15 of the substrate 10 and the fourth bonding pads 52 of the fourth semiconductor chip 50 .
- the first and the second adhesive members 72 and 74 may include an adhesive tape or an adhesive paste.
- the second adhesive member 74 may have a sufficient thickness in which the wire loop of the first bonding wires 67 electrically coupling the third bonding fingers 14 of the substrate 10 and the third bonding pads 42 of the third semiconductor chip 40 is taken into consideration.
- the second adhesive member 74 may be a penetrate wafer backside lamination (PWBL) film.
- the semiconductor package 200 may include a spacer interposed between the third semiconductor chip 40 and the fourth semiconductor chip 50 in order to secure the wire loop of the first bonding wires 67 .
- the sealing member 80 may include an epoxy molding compound.
- the sealing member 80 may be formed on the first face 10 a of the substrate 10 so that it covers the first, the third, and the fourth semiconductor chips 20 , 40 , and 50 and the first and the second bonding wires 67 and 69 .
- the sealing member 80 may be formed on part of the second face 10 b of the substrate 10 so that it covers or substantially covers the second semiconductor chip 30 .
- the sealing member 80 may be formed to fill the recess R in which the first semiconductor chip 20 has been disposed.
- the external connection electrodes 90 may include solder balls and may be formed on the ball lands 16 arranged in the second face 10 b of the substrate 10 .
- the aforementioned semiconductor packages may be applied to a variety of types of semiconductor devices and package modules including the same.
- FIG. 6 is a block diagram of an electronic system to which a semiconductor package according to various embodiments has been applied.
- the electronic system 1000 may include a controller 1100 , an input/output device 1200 , and a memory device 1300 .
- the controller 1100 , the input/output device 1200 , and the memory device 1300 may be coupled through a bus 1500 providing a passage through which data moves.
- the controller 1100 may include at least one of at least one microprocessor, at least one digital signal processor, at least one microcontroller, and logic elements capable of performing a function similar to that of the microprocessor, digital signal processor, and microcontroller.
- the controller 1100 and the memory device 1300 may include the semiconductor package according to the various embodiments.
- the input/output device 1200 may include at least one of a keypad, a keyboard, and a display device.
- the memory device 1300 may store data and/or instructions executed by the controller 1100 .
- the memory device 1300 may include a volatile memory device, such as DRAM, and/or a nonvolatile memory device, such as flash memory.
- flash memory may be mounted on a mobile device or an information processing system, such as a desktop computer.
- Such flash memory may include a semiconductor disk device (e.g., SSD).
- the electronic system 1000 may stably store a large amount of data in a flash memory system.
- the electronic system 1000 may further include an interface 1400 for sending data to a communication network or receiving data from a communication network.
- the interface 1400 may have a wired/wireless form.
- the interface 1400 may include an antenna or a wired/wireless transceiver.
- the electronic system 1000 may further include an application chip set, a camera image processor, and an input/output device.
- the electronic system 1000 may be implemented as a mobile system, a personal computer, an industry computer, or a logic system performing various functions.
- the mobile system may be any one of a person digital assistant (PDA), a portable computer, a web tablet, a mobile phone, a smart phone, a wireless phone, a laptop computer, a memory card, a digital music system digital, and an information transmission/reception system.
- PDA person digital assistant
- portable computer a portable computer
- a web tablet a mobile phone
- a smart phone a wireless phone
- laptop computer a memory card
- a digital music system digital a digital music system digital
- the electronic system 1000 may be used in communication systems, such as code division multiple access (CDMA), global system for mobile communication (GSM), north American digital cellular (NADC), enhanced-time division multiple access (E-TDMA), wideband code division multiple access (WCDMA), CDMA2000, long term evolution (LTE), and Wibro wireless broadband Internet.
- CDMA code division multiple access
- GSM global system for mobile communication
- NADC north American digital cellular
- E-TDMA enhanced-time division multiple access
- WCDMA wideband code division multiple access
- CDMA2000 Code Division multiple access
- LTE long term evolution
- Wibro wireless broadband Internet such as Wibro wireless broadband Internet.
- FIG. 7 is a block diagram of a memory card including the semiconductor package according to the various embodiments.
- the semiconductor package according to various embodiments may be provided in the form of the memory card 2000 .
- the memory card 2000 may include memory 2100 , such as a nonvolatile memory device, and a memory controller 2200 .
- the memory 2100 and the memory controller 2200 may store data or read stored data.
- the memory 2100 may include at least one of nonvolatile memory devices to which the semiconductor package according to various embodiments has been applied.
- the memory controller 2200 may control the memory 2100 so that it reads stored data or stores data in response to a read/write request from the host 2300 .
Abstract
Description
- The present application claims priority under 35 U.S.C. §119(a) to Korean Patent Application No. 10-2015-0090940 filed on Jun. 26, 2015, in the Korean Intellectual Property Office, which is incorporated herein by reference in its entirety.
- 1. Technical Field
- Various embodiments generally relate to a semiconductor package, and more particularly, to a semiconductor package including a step type substrate.
- 2. Related Art
- As electronic products are reduced in size and have higher functionality, semiconductor chips having higher capacities have been required to satisfy certain functions. Furthermore, there has been a need to mount a larger number of semiconductor chips on an electronic product having a smaller size.
- However, technologies in which a semiconductor chip having a high capacity is manufactured or a larger number of semiconductor chips are disposed in a limited space have reached their limits. Thus, recently, a larger number of semiconductor chips are now being embedded in a single package.
- To this end, various technologies have been developed in which one or more semiconductor chips are embedded and electrical properties are improved without increasing a total thickness of a package.
- In an embodiment, a semiconductor package may be provided. The semiconductor package may include a substrate configured to include a first face and a second face opposite the first face and to have a recess formed in the first face. The semiconductor package may include a first semiconductor chip disposed to the bottom of the recess, and a second semiconductor chip disposed to the second face of the substrate. The semiconductor package may include a third semiconductor chip disposed over the first face of the substrate and the first semiconductor chip. The semiconductor package may include a fourth semiconductor chip disposed over the third semiconductor chip.
- In an embodiment, an electronic system may be provided. The electronic system to which a semiconductor package has been applied may include a controller, an interface, an input/output device, and a memory device coupled by a bus. The controller and the memory device may include a semiconductor package, including a substrate configured to include a first face and a second face opposite the first face and to have a recess formed in the first face, a first semiconductor chip disposed to the bottom of the recess, a second semiconductor chip disposed to the second face of the substrate, a third semiconductor chip disposed over the first face of the substrate and the first semiconductor chip, and a fourth semiconductor chip disposed over the third semiconductor chip.
- In an embodiment, a memory card may be provided. The memory card may include a semiconductor package. The memory card may include memory including a semiconductor package and a memory controller to control the memory. The semiconductor package may include a substrate configured to include a first face and a second face opposite the first face and to have a recess formed in the first face, a first semiconductor chip disposed to the bottom of the recess, a second semiconductor chip disposed to the second face of the substrate, a third semiconductor chip disposed over the first face of the substrate and the first semiconductor chip, and a fourth semiconductor chip disposed over the third semiconductor chip.
-
FIG. 1 is a plan view illustrating a representation of an example of a semiconductor package according to an embodiment other than a sealing member. -
FIG. 2 is a bottom view illustrating a representation of an example of the semiconductor package according to an embodiment. -
FIG. 3 is a cross-sectional view illustrating a representation of an example of the semiconductor package taken along line A-A′ ofFIG. 1 according to an embodiment. -
FIGS. 4A to 4F are cross-sectional views illustrating representations of examples for each process which illustrate a method of manufacturing a semiconductor package according to an embodiment. -
FIG. 5 is a cross-sectional view illustrating a representation of an example of a semiconductor package according to an embodiment. -
FIG. 6 is a block diagram illustrating a representation of an example of an electronic system to which a semiconductor package according to various embodiments has been applied. -
FIG. 7 is a block diagram illustrating a representation of an example of a memory card including a semiconductor package according to various embodiments. - Hereinafter, a semiconductor package including a step type substrate may be described below with reference to the accompanying drawings through various examples of embodiments.
- Various embodiments may provide a semiconductor package including a step type substrate.
- Referring to
FIGS. 1 to 3 , asemiconductor package 100 according to an embodiment may include asubstrate 10,semiconductor chips third bumps bonding wires 68, a sealingmember 80, andexternal connection electrodes 90. Thesemiconductor package 100 according to an embodiment may include anadhesive member 70. - The
substrate 10 may be a printed circuit substrate of a multi-layer structure, for example. Thesubstrate 10 may generally have a square plate shape when viewed on a plane. Thesubstrate 10 may have afirst face 10 a corresponding to the top and asecond face 10 b facing thefirst face 10 a and corresponding to the bottom. Thesubstrate 10 may have a recess R in thefirst face 10 a thereof so that it has a step type in terms of a cross section. When viewed on a plane, the recess R may have a rectangular shape in which a length in a first direction X is shorter than a length in a second direction Y perpendicular to the first direction X. The recess R may be formed in the central part of thefirst face 10 a of thesubstrate 10 in such a way as to extend in the second direction Y. In an embodiment, the first direction may be an X direction, and the second direction may be a Y direction. - The
substrate 10 may include a plurality offirst bonding fingers 12 arranged at the bottom of the recess R, a plurality of third andfourth bonding fingers first face 10 a, andsecond bonding fingers 13 arranged in thesecond face 10 b. Thesubstrate 10 may include a plurality ofball lands 16 arranged in thesecond face 10 b. In an embodiment, thefirst bonding fingers 12 may be formed so that they are arranged in the second direction Y at edges that belong to the bottom of the recess R and that are placed on both sides in the first direction X. Thesecond bonding fingers 13 may be formed so that they are arranged in portions of thesecond face 10 b of thesubstrate 10 that faces thefirst bonding fingers 12. Thethird bonding fingers 14 may be formed so that they are arranged in the second direction Y in portions of thefirst face 10 a of thesubstrate 10 adjacent to the recess R in the first direction X. Thefourth bonding fingers 15 may be formed so that they are arranged in the second direction Y outside thethird bonding fingers 14 in thefirst face 10 a of thesubstrate 10. Theball lands 16 may be arranged in plural columns outside thesecond bonding fingers 13 in thesecond face 10 b of thesubstrate 10, for example, in two columns at respective edges on both sides of thesecond face 10 b of thesubstrate 10 in the first direction X. - Although not illustrated, the
substrate 10 may include circuit patterns respectively formed in thefirst face 10 a and thesecond face 10 b including the recess R and via patterns formed on the inner surfaces of the circuit patterns. The first tofourth bonding fingers fourth bonding fingers ball lands 16 may be electrically coupled by the circuit patterns and the via patterns. Thesubstrate 10 may include solder resists formed on thefirst face 10 a and thesecond face 10 b and formed to cover the respective circuit patterns, but to expose the first tofourth bonding fingers ball lands 16. - The
first semiconductor chip 20 may include anactive face 20 a and a back side 20 b opposite theactive face 20 a. In an embodiment, four or more sides may be provided between theactive face 20 a and the back side 20 b. Thefirst semiconductor chip 20 may include a plurality offirst bonding pads 22 arranged in the second direction Y at edges on both sides in the first direction X of theactive face 20 a. In an embodiment, thefirst bonding pads 22 of theactive face 20 a may be arranged in the second direction Y at an edge and at another edge opposing the edge. Thefirst semiconductor chip 20 may be disposed so that theactive face 20 a faces the bottom of the recess R. Thefirst semiconductor chip 20 may be dispose to flip-chip bonding through the medium of thefirst bumps 62 formed on thefirst bonding pads 22 so that thefirst bonding pads 22 are electrically coupled to thefirst bonding fingers 12. - In an embodiment, when viewed on a plane, the
first semiconductor chip 20 may have a shape corresponding to the recess R, that is, a rectangular shape in which a length in the second direction Y is longer than that in the first direction X. Thefirst semiconductor chip 20 may be a memory chip. For example, thesemiconductor chip 20 may be a memory chip for a mobile. - The
second semiconductor chip 30 may include anactive face 30 a and aback side 30 b opposite theactive face 30 a. In an embodiment, four or more sides may be provided between theactive face 30 a and theback side 30 b. Thesecond semiconductor chip 30 may include a plurality ofsecond bonding pads 32 arranged in the second direction Y at an edge on both sides in the first direction X of theactive face 30 a. In an embodiment, thesecond bonding pads 32 of theactive face 30 a may be arranged in the second direction Y at an edge and at another edge opposing the edge. Thesecond semiconductor chip 30 may be disposed so that theactive face 30 a faces thesecond face 10 b of thesubstrate 10. Thesecond semiconductor chip 30 may be dispose to flip-chip bonding through the medium of thesecond bumps 64 formed on thesecond bonding pads 32 so that thesecond bonding pads 32 are electrically coupled to thesecond bonding fingers 13. - In an embodiment, the
second semiconductor chip 30 may generally have the same shape and size as thefirst semiconductor chip 20. Thesecond semiconductor chip 30 may be disposed in thesecond face 10 b of thesubstrate 10. Thesecond semiconductor chip 30 may be a memory chip like thefirst semiconductor chip 20. In an embodiment, the sides of thefirst semiconductor chip 20 may vertically align with the sides of thesecond semiconductor chip 30 to provide little or no overhang between the two chips as illustrated inFIGS. 1-3 . - The
third semiconductor chip 40 may include anactive face 40 a and aback side 40 b opposite theactive face 40 a. In an embodiment, four or more sides may be provided between theactive face 40 a and theback side 40 b. Thethird semiconductor chip 40 may include a plurality ofthird bonding pads 42 arranged in the second direction Y at edges on both sides in the first direction X of theactive face 40 a. In an embodiment, thethird bonding pads 42 of theactive face 40 a may be arranged in the second direction Y at an edge and at another edge opposing the edge. Thethird semiconductor chip 40 may be disposed so that theactive face 40 a faces thefirst face 10 a of thesubstrate 10 and the back side 20 b of thefirst semiconductor chip 20. Thethird semiconductor chip 40 may be dispose to flip-chip bonding through the medium of thethird bumps 66 formed on thethird bonding pads 42 so that thethird bonding pads 42 are electrically coupled to thethird bonding fingers 14. - In an embodiment, when viewed on a plane, the
third semiconductor chip 40 may have a rectangular shape in which a length in the first direction X is longer or much longer than that in the second direction Y. Thethird semiconductor chip 40 may be disposed so that it is perpendicular to thefirst semiconductor chip 20 or the recess R. Thefirst semiconductor chip 20 is disposed in the recess R of thesubstrate 10, and thethird semiconductor chip 40 is mounted on thefirst semiconductor chip 20 and thefirst face 10 a of thesubstrate 10. In an embodiment, thefirst semiconductor chip 20 is disposed in the recess R of thesubstrate 10, and the third semiconductor chip is mounted on thefirst face 10 a of the substrate and crosses over, passes over, or bridges over thefirst semiconductor chip 20 and recess R. The first directions X of thefirst semiconductor chip 20 and thethird semiconductor chip 40 that are crossed and stacked have different lengths, but an overhang structure is not formed because part of thethird semiconductor chip 40 more protruded than a boundary surface in the first direction X of thefirst semiconductor chip 20 is directly supported by thesubstrate 10. Thethird semiconductor chip 40 may be a memory chip. - The
fourth semiconductor chip 50 may include anactive face 50 a and aback side 50 b opposite theactive face 50 a. In an embodiment, four or more sides may be provided between theactive face 50 a and theback side 50 b. Thefourth semiconductor chip 50 may include a plurality offourth bonding pads 52 arranged in the second direction Y at edges on both sides in the first direction X of theactive face 50 a. In an embodiment, thefourth bonding pads 52 of theactive face 50 a may be arranged in the second direction Y at an edge and at another edge opposing the edge. Thefourth semiconductor chip 50 may be disposed on theback side 40 b of thethird semiconductor chip 40 through the medium of anadhesive member 70 so that theback side 50 b faces theback side 40 b of thethird semiconductor chip 40. Thefourth bonding pads 42 of thefourth semiconductor chip 50 may be electrically coupled to thefourth bonding fingers 15 of thesubstrate 10 by thebonding wires 68. The loop of thebonding wires 68 may be controlled by taking into consideration a total thickness of thesemiconductor package 100 according to an embodiment. - In an embodiment, the
fourth semiconductor chip 50 may generally have the same size and shape as thethird semiconductor chip 40. That is, when viewed on a plane, thefourth semiconductor chip 50 may have a rectangular shape in which a length in the first direction X is longer than that in the second direction Y and may be disposed so that it is perpendicular to thefirst semiconductor chip 20. Thefourth semiconductor chip 50 may be a memory chip. In an embodiment, the sides of thethird semiconductor chip 40 may vertically align with the sides of thefourth semiconductor chip 50 to provide little or no overhang between the two chips as illustrated inFIGS. 1-3 . - The
adhesive member 70 functions to attach thefourth semiconductor chip 50 on theback side 30 b of thethird semiconductor chip 40 and may include an adhesive tape or an adhesive paste. The thickness of theadhesive member 70 may be properly controlled by taking into consideration a total thickness of thesemiconductor package 100 according to an embodiment. - The sealing
member 80 may include an epoxy molding compound. The sealingmember 80 may be formed on thefirst face 10 a of thesubstrate 10 so that it covers thefirst semiconductor chip 20, thethird semiconductor chip 40, thefourth semiconductor chip 50, and thebonding wires 68 and may also be formed on part of thesecond face 10 b of thesubstrate 10 so that it covers thesecond semiconductor chip 30. In this example, the sealingmember 80 formed on thefirst face 10 a of thesubstrate 10 may be formed to fill the recess R in which thefirst semiconductor chip 20 has been disposed. - The
external connection electrodes 90 may include solder balls and may be formed on the respective ball lands 16 arranged in thesecond face 10 b of thesubstrate 10. For example, theexternal connection electrodes 90 including solder balls may be formed by attaching the solder balls in the state in which a flux has been dotted on the ball lands 16 of thesubstrate 10 and reflowing the attached solder balls. - In an embodiment, the height of the solder ball may be set as a range in which the
second semiconductor chip 30 and the sealingmember 80 surrounding thesecond semiconductor chip 30 do not generate interface when the semiconductor package according to an embodiment is mounted on an external circuit, that is, a system board. In other words, the solder ball may be formed to have a height that is equal to or greater than the thickness of the sealingmember 80 formed on thesecond face 10 b of thesubstrate 10. - The aforementioned semiconductor package according to an embodiment is implemented by performing flip-chip bonding on the first and the second semiconductor chips over and under the step type substrate and stacking the third and the fourth semiconductor chips over the step type substrate.
- Accordingly, the semiconductor package according to an embodiment can suppress a phenomenon in which the package is bent in one direction due to an asymmetrical structure because the chips are crossed and stacked. Furthermore, the semiconductor package according to an embodiment may be very stable in structure because all the semiconductor chips are firmly supported by the substrate or other chips without an overhang structure. Furthermore, the semiconductor package according to an embodiment can implement a relatively thin package compared to a package in which four semiconductor chips are vertically stacked on a substrate of the same thickness, for example, because the first semiconductor chip is disposed in the recess of the substrate. Furthermore, the semiconductor package according to an embodiment can implement a thin package because the thickness of the substrate or the external connection terminal is reduced to a minimum and the thickness of the chip is designed to determine the thickness of the package.
- The semiconductor package according to an embodiment may be fabricated through the following processes.
- Referring to
FIG. 4A , thesubstrate 10 configured to include thefirst face 10 a and thesecond face 10 b opposite thefirst face 10 a and to have the recess R formed in the central part of thefirst face 10 a is prepared. As described above, when viewed on a plane, the recess R may have a shape in which a length in the second direction perpendicular to the first direction is much longer than a length in the first direction. Thesubstrate 10 may include the plurality offirst bonding fingers 12 arranged at the bottom of the recess R, thesecond bonding fingers 13 arranged in portions of thesecond face 10 b of thesubstrate 10 corresponding to thefirst bonding fingers 12, thethird bonding fingers 14 arranged in portions of thefirst face 10 a adjacent to the recess R, and thefourth bonding fingers 15 arranged in portions of thefirst face 10 a outside thethird bonding fingers 14. Thesubstrate 10 may include the ball lands 16 arranged in portions of thesecond face 10 b outside thesecond bonding fingers 13. - Although not illustrated in
FIG. 4A , thesubstrate 10 may include the circuit patterns respectively formed in thefirst face 10 a and thesecond face 10 b including the bottom of the recess R and the via patterns formed in the circuit patterns. Furthermore, thesubstrate 10 may include the solder resists formed to expose the second tofourth bonding fingers first face 10 a and thesecond face 10 b, respectively. - Referring to
FIG. 4B , thefirst semiconductor chip 20 is disposed at the bottom of the recess R of thesubstrate 10 in accordance with a flip-chip bonding method. Thefirst semiconductor chip 20 may have a shape similar to that of the recess R of thesubstrate 10, but may have a smaller size than the recess R when viewed on a plane. Thefirst semiconductor chip 20 may include thefirst bonding pads 22 arranged at edges on both sides of theactive face 20 a. Thefirst semiconductor chip 20 is physically attached within the recess R of thesubstrate 10 by thefirst bumps 62 respectively formed on thefirst bonding pads 22. Thefirst bonding pads 22 of thefirst semiconductor chip 20 are electrically coupled to thefirst bonding fingers 12 of thesubstrate 10. - The
second semiconductor chip 30 is disposed on thesecond face 10 b of thesubstrate 10 in accordance with a flip-chip bonding method. Thesecond semiconductor chip 30 may generally have the same shape as thefirst semiconductor chip 20. Thesecond semiconductor chip 30 may include thesecond bonding pads 32 arranged at edges on both sides of theactive face 30 a. Thesecond semiconductor chip 30 is physically attached to a portion of thesecond face 10 b of thesubstrate 10 corresponding to the recess R by thesecond bumps 64 respectively formed on thesecond bonding pads 22. Furthermore, thesecond bonding pads 32 of thesecond semiconductor chip 30 are electrically coupled to thesecond bonding fingers 13 of thesubstrate 10. - Referring to
FIG. 4C , thethird semiconductor chip 40 is disposed on thefirst semiconductor chip 20 and thefirst face 10 a of thesubstrate 10 in accordance with a flip-chip bonding method. When viewed on a plane, thethird semiconductor chip 40 may have a shape in which a length in the first direction is much greater than a length in the second direction perpendicular or substantially perpendicular to the first direction and may be disposed in such a way as to cross thefirst semiconductor chip 20. Thethird semiconductor chip 40 may include thethird bonding pads 42 arranged at edges on both sides of theactive face 40 a of thethird semiconductor chip 40. Thethird semiconductor chip 40 is physically attached to thefirst face 10 a of thesubstrate 10 by thethird bumps 66 respectively formed on thethird bonding pads 42. Furthermore, thethird bonding pads 42 of thethird semiconductor chip 40 is electrically coupled to thethird bonding fingers 14 of thesubstrate 10. - Referring to
FIG. 4D , thefourth semiconductor chip 50 is disposed on thethird semiconductor chip 40 in a space-up type. Thefourth semiconductor chip 50 may generally have the same shape as thethird semiconductor chip 40. Thefourth semiconductor chip 50 may include thefourth bonding pads 52 arranged at edges on both sides of theactive face 50 a of thefourth semiconductor chip 50. Thefourth semiconductor chip 50 is physically fixed on thethird semiconductor chip 40 through the medium of theadhesive member 70. Thefourth bonding pads 42 of thefourth semiconductor chip 50 and thefourth bonding fingers 15 of thesubstrate 10 are electrically coupled by thebonding wires 68. - Referring to
FIG. 4E , the sealingmember 80 is formed on the entirefirst face 10 a of thesubstrate 10 and on part of thesecond face 10 b of thesubstrate 10 opposite the recess R through a molding process so that thefirst semiconductor chip 20, thethird semiconductor chip 40, thefourth semiconductor chip 50, and thebonding wires 68 are covered and thesecond semiconductor chip 30 is also covered. During the molding process, the materials of the sealingmember 80 are filled in the recess R disposed in thefirst semiconductor chip 20. Furthermore, the materials are filled in the spaces between thesubstrate 10 and thefirst semiconductor chip 20 and thethird semiconductor chip 40 and the space between thesecond face 10 b of thesubstrate 10 and thesecond semiconductor chip 30. - Referring to
FIG. 4F , after a flux is dotted on the ball lands 16 arranged at the edges of thesecond face 10 b of thesubstrate 10, the solder ball is attached on each of the ball land to which the flux has been dotted. Thereafter, a reflow process is performed on the attached solder balls, thereby forming theexternal connection electrodes 90 formed of the solder balls on the ball lands 16. As a result, the fabrication of thesemiconductor package 100 according to an embodiment is completed. - Referring to
FIG. 5 , asemiconductor package 200 according to an embodiment may include asubstrate 10,semiconductor chips second bumps second bonding wires 67 and 69, a sealingmember 80, andexternal connection electrodes 90. Thesemiconductor package 200 according to an embodiment may further include first and secondadhesive members - The
substrate 10 may include afirst face 10 a corresponding to the top and asecond face 10 b opposite thefirst face 10 a and corresponding to the bottom. Thesubstrate 10 may include a recess R in thefirst face 10 a. Thesubstrate 10 may include a plurality of first, third, andfourth bonding fingers first face 10 a and at the bottom of the recess R andsecond bonding fingers 13 arranged in thesecond face 10 b of thesubstrate 10. Thesubstrate 10 may include a plurality of ball lands 16 arranged in thesecond face 10 b. In an embodiment, thethird bonding fingers 14 may be placed outside a portion where thethird semiconductor chip 40 is disposed in thefirst face 10 a of thesubstrate 10. - Although not illustrated in
FIG. 5 , thesubstrate 10 may include circuit patterns respectively formed in thefirst face 10 a and thesecond face 10 b including the bottom of the recess R and via patterns formed within the circuit patterns. Furthermore, thesubstrate 10 may include a solder resist formed to expose the second tofourth bonding fingers first face 10 a and thesecond face 10 b. - The
first semiconductor chip 20 may include anactive face 20 a and a back side 20 b opposite theactive face 20 a. Thefirst semiconductor chip 20 may include a plurality offirst bonding pads 22 arranged at edges on both sides of theactive face 20 a. Thefirst semiconductor chip 20 may be dispose to flip-chip bonding to the bottom of the recess R through the medium of thefirst bump 62 formed on thefirst bonding pads 22. - The
second semiconductor chip 30 may include anactive face 30 a and aback side 30 b opposite theactive face 30 a. Thesecond semiconductor chip 30 may include a plurality ofsecond bonding pads 32 arranged at edges on both sides of theactive face 30 a. Thesecond semiconductor chip 30 may be dispose to flip-chip bonding to thesecond face 10 b of thesubstrate 10 through the medium of thesecond bumps 64 formed on thesecond bonding fingers 32. - The
third semiconductor chip 40 may include anactive face 40 a and aback side 40 b opposite theactive face 40 a. Thethird semiconductor chip 40 may include a plurality ofthird bonding pads 42 arranged at edges on both sides of theactive face 40 a. Thethird semiconductor chip 40 may be disposed so that theback side 40 b faces theactive face 20 a of thefirst semiconductor chip 20 and thefirst face 10 a of thesubstrate 10. Thethird semiconductor chip 40 may be disposed on thesubstrate 10 and thefirst semiconductor chip 20 through the medium of the firstadhesive member 72 so that it crosses thefirst semiconductor chip 20. - The
fourth semiconductor chip 50 may include anactive face 50 a and aback side 50 b opposite theactive face 50 a. Thefourth semiconductor chip 50 may include a plurality offourth bonding pads 52 arranged at edges on both sides of theactive face 40 a. Thefourth semiconductor chip 50 may be disposed on thethird semiconductor chip 40 through the medium of thesecond adhesive member 74 so that theback side 50 b faces theactive face 40 a of thethird semiconductor chip 40. Thefourth semiconductor chip 50 may generally have the same size and shape as thethird semiconductor chip 40. Thefourth semiconductor chip 50 may be disposed so that it is perpendicular or substantially perpendicular to thefirst semiconductor chip 20. - The first bumps 62 may electrically couple the
first bonding fingers 12 of thesubstrate 10 and thefirst bonding pads 22 of thefirst semiconductor chip 20. The second bumps 64 may electrically couple thesecond bonding fingers 13 of thesubstrate 10 and thesecond bonding pads 32 of thesecond semiconductor chip 30. Thefirst bonding wires 67 may electrically couple thethird bonding fingers 14 of thesubstrate 10 and thethird bonding pads 42 of thethird semiconductor chip 40. The second bonding wires 69 may electrically couple thefourth bonding fingers 15 of thesubstrate 10 and thefourth bonding pads 52 of thefourth semiconductor chip 50. - The first and the second
adhesive members second adhesive member 74 may have a sufficient thickness in which the wire loop of thefirst bonding wires 67 electrically coupling thethird bonding fingers 14 of thesubstrate 10 and thethird bonding pads 42 of thethird semiconductor chip 40 is taken into consideration. For example, thesecond adhesive member 74 may be a penetrate wafer backside lamination (PWBL) film. - Although not illustrated in
FIG. 5 , thesemiconductor package 200 according to an embodiment may include a spacer interposed between thethird semiconductor chip 40 and thefourth semiconductor chip 50 in order to secure the wire loop of thefirst bonding wires 67. - The sealing
member 80 may include an epoxy molding compound. The sealingmember 80 may be formed on thefirst face 10 a of thesubstrate 10 so that it covers the first, the third, and the fourth semiconductor chips 20, 40, and 50 and the first and thesecond bonding wires 67 and 69. Furthermore, the sealingmember 80 may be formed on part of thesecond face 10 b of thesubstrate 10 so that it covers or substantially covers thesecond semiconductor chip 30. Furthermore, the sealingmember 80 may be formed to fill the recess R in which thefirst semiconductor chip 20 has been disposed. - The
external connection electrodes 90 may include solder balls and may be formed on the ball lands 16 arranged in thesecond face 10 b of thesubstrate 10. - The aforementioned semiconductor packages may be applied to a variety of types of semiconductor devices and package modules including the same.
-
FIG. 6 is a block diagram of an electronic system to which a semiconductor package according to various embodiments has been applied. - As illustrated in
FIG. 6 , theelectronic system 1000 may include acontroller 1100, an input/output device 1200, and amemory device 1300. Thecontroller 1100, the input/output device 1200, and thememory device 1300 may be coupled through abus 1500 providing a passage through which data moves. - For example, the
controller 1100 may include at least one of at least one microprocessor, at least one digital signal processor, at least one microcontroller, and logic elements capable of performing a function similar to that of the microprocessor, digital signal processor, and microcontroller. Thecontroller 1100 and thememory device 1300 may include the semiconductor package according to the various embodiments. The input/output device 1200 may include at least one of a keypad, a keyboard, and a display device. - The
memory device 1300 may store data and/or instructions executed by thecontroller 1100. Thememory device 1300 may include a volatile memory device, such as DRAM, and/or a nonvolatile memory device, such as flash memory. For example, flash memory may be mounted on a mobile device or an information processing system, such as a desktop computer. Such flash memory may include a semiconductor disk device (e.g., SSD). In this case, theelectronic system 1000 may stably store a large amount of data in a flash memory system. - The
electronic system 1000 may further include aninterface 1400 for sending data to a communication network or receiving data from a communication network. Theinterface 1400 may have a wired/wireless form. For example, theinterface 1400 may include an antenna or a wired/wireless transceiver. - Although not illustrated in
FIG. 6 , theelectronic system 1000 may further include an application chip set, a camera image processor, and an input/output device. - The
electronic system 1000 may be implemented as a mobile system, a personal computer, an industry computer, or a logic system performing various functions. For example, the mobile system may be any one of a person digital assistant (PDA), a portable computer, a web tablet, a mobile phone, a smart phone, a wireless phone, a laptop computer, a memory card, a digital music system digital, and an information transmission/reception system. - If the
electronic system 1000 is equipment capable of performing wireless communication, theelectronic system 1000 may be used in communication systems, such as code division multiple access (CDMA), global system for mobile communication (GSM), north American digital cellular (NADC), enhanced-time division multiple access (E-TDMA), wideband code division multiple access (WCDMA), CDMA2000, long term evolution (LTE), and Wibro wireless broadband Internet. -
FIG. 7 is a block diagram of a memory card including the semiconductor package according to the various embodiments. As illustrated inFIG. 7 , the semiconductor package according to various embodiments may be provided in the form of thememory card 2000. For example, thememory card 2000 may includememory 2100, such as a nonvolatile memory device, and amemory controller 2200. Thememory 2100 and thememory controller 2200 may store data or read stored data. - The
memory 2100 may include at least one of nonvolatile memory devices to which the semiconductor package according to various embodiments has been applied. Thememory controller 2200 may control thememory 2100 so that it reads stored data or stores data in response to a read/write request from thehost 2300. - While various embodiments have been described above, it will be understood to those skilled in the art that the embodiments described are by way of example only. Accordingly, the semiconductor package described herein should not be limited based on the described embodiments.
Claims (22)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020150090940A KR20170001238A (en) | 2015-06-26 | 2015-06-26 | Semiconductor package including step type substrate |
KR10-2015-0090940 | 2015-06-26 |
Publications (2)
Publication Number | Publication Date |
---|---|
US9515052B1 US9515052B1 (en) | 2016-12-06 |
US20160379961A1 true US20160379961A1 (en) | 2016-12-29 |
Family
ID=55906084
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/882,557 Active US9515052B1 (en) | 2015-06-26 | 2015-10-14 | Semiconductor package including a step type substrate |
Country Status (3)
Country | Link |
---|---|
US (1) | US9515052B1 (en) |
KR (1) | KR20170001238A (en) |
CN (1) | CN205231038U (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190019838A1 (en) * | 2017-07-12 | 2019-01-17 | Meridian Innovation Pte Ltd | Scalable thermoelectric-based infrared detector |
US20200058695A1 (en) * | 2018-08-14 | 2020-02-20 | Semiconductor Components Industries, Llc | Multi-chip packaging structure for an image sensor |
US10629507B1 (en) | 2018-11-23 | 2020-04-21 | Dialog Semiconductor (Uk) Limited | System in package (SIP) |
US10923525B2 (en) | 2017-07-12 | 2021-02-16 | Meridian Innovation Pte Ltd | CMOS cap for MEMS devices |
US11610844B2 (en) | 2017-10-11 | 2023-03-21 | Octavo Systems Llc | High performance module for SiP |
US11845653B2 (en) | 2019-04-01 | 2023-12-19 | Meridian Innovation Pte Ltd | Heterogenous integration of complementary metal-oxide-semiconductor and MEMS sensors |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017117909A1 (en) * | 2016-01-07 | 2017-07-13 | 中兴通讯股份有限公司 | Mobile terminal and packaged chip thereof |
CN107403735A (en) * | 2016-05-20 | 2017-11-28 | 无锡天芯互联科技有限公司 | A kind of eMCP modular structures and preparation method |
WO2018004686A1 (en) * | 2016-07-01 | 2018-01-04 | Intel Corporation | Device, method and system for providing recessed interconnect structures of a substrate |
CN107393836B (en) * | 2017-06-19 | 2020-04-10 | 矽力杰半导体技术(杭州)有限公司 | Chip packaging method and packaging structure |
US11587918B2 (en) | 2019-12-17 | 2023-02-21 | Micron Technology, Inc. | Semiconductor devices, semiconductor device packages, electronic systems including same, and related methods |
US20210375845A1 (en) * | 2020-05-27 | 2021-12-02 | Qualcomm Incorporated | Package cavity for enhanced device performance with an integrated passive device |
CN111564419B (en) * | 2020-07-14 | 2021-01-01 | 甬矽电子(宁波)股份有限公司 | Chip lamination packaging structure, manufacturing method thereof and electronic equipment |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0658937A1 (en) * | 1993-12-08 | 1995-06-21 | Hughes Aircraft Company | Vertical IC chip stack with discrete chip carriers formed from dielectric tape |
TW373308B (en) * | 1995-02-24 | 1999-11-01 | Agere Systems Inc | Thin packaging of multi-chip modules with enhanced thermal/power management |
EP0732107A3 (en) * | 1995-03-16 | 1997-05-07 | Toshiba Kk | Circuit substrate shielding device |
US5760478A (en) * | 1996-08-20 | 1998-06-02 | International Business Machines Corporation | Clock skew minimization system and method for integrated circuits |
US5977640A (en) * | 1998-06-26 | 1999-11-02 | International Business Machines Corporation | Highly integrated chip-on-chip packaging |
US6858932B2 (en) * | 2002-02-07 | 2005-02-22 | Freescale Semiconductor, Inc. | Packaged semiconductor device and method of formation |
US6659512B1 (en) * | 2002-07-18 | 2003-12-09 | Hewlett-Packard Development Company, L.P. | Integrated circuit package employing flip-chip technology and method of assembly |
TWI236117B (en) * | 2003-02-26 | 2005-07-11 | Advanced Semiconductor Eng | Semiconductor package with a heat sink |
US7411281B2 (en) * | 2004-06-21 | 2008-08-12 | Broadcom Corporation | Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same |
US7786591B2 (en) * | 2004-09-29 | 2010-08-31 | Broadcom Corporation | Die down ball grid array package |
US7166917B2 (en) * | 2005-01-05 | 2007-01-23 | Advanced Semiconductor Engineering Inc. | Semiconductor package having passive component disposed between semiconductor device and substrate |
US7279786B2 (en) * | 2005-02-04 | 2007-10-09 | Stats Chippac Ltd. | Nested integrated circuit package on package system |
US20080042265A1 (en) * | 2006-08-15 | 2008-02-21 | Merilo Leo A | Chip scale module package in bga semiconductor package |
KR100817075B1 (en) | 2006-11-09 | 2008-03-26 | 삼성전자주식회사 | Multistack package and method of fabricating the same |
-
2015
- 2015-06-26 KR KR1020150090940A patent/KR20170001238A/en unknown
- 2015-10-14 US US14/882,557 patent/US9515052B1/en active Active
- 2015-12-17 CN CN201521055801.4U patent/CN205231038U/en active Active
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10403674B2 (en) * | 2017-07-12 | 2019-09-03 | Meridian Innovation Pte Ltd | Scalable thermoelectric-based infrared detector |
US20190019838A1 (en) * | 2017-07-12 | 2019-01-17 | Meridian Innovation Pte Ltd | Scalable thermoelectric-based infrared detector |
US11848348B2 (en) | 2017-07-12 | 2023-12-19 | Meridian Innovation Pte Ltd | Scalable thermoelectric-based infrared detector |
US10903262B2 (en) | 2017-07-12 | 2021-01-26 | Meridian Innovation Pte Ltd | Scalable thermoelectric-based infrared detector |
US10923525B2 (en) | 2017-07-12 | 2021-02-16 | Meridian Innovation Pte Ltd | CMOS cap for MEMS devices |
US11610844B2 (en) | 2017-10-11 | 2023-03-21 | Octavo Systems Llc | High performance module for SiP |
US11476292B2 (en) | 2018-08-14 | 2022-10-18 | Semiconductor Components Industries, Llc | Multi-chip packaging structure for an image sensor |
US20200058695A1 (en) * | 2018-08-14 | 2020-02-20 | Semiconductor Components Industries, Llc | Multi-chip packaging structure for an image sensor |
US10707257B2 (en) * | 2018-08-14 | 2020-07-07 | Semiconductor Components Industries, Llc | Multi-chip packaging structure for an image sensor |
US10629507B1 (en) | 2018-11-23 | 2020-04-21 | Dialog Semiconductor (Uk) Limited | System in package (SIP) |
DE102019203362B4 (en) * | 2018-11-23 | 2020-12-10 | Dialog Semiconductor (Uk) Limited | ASSEMBLY INTEGRATED SYSTEM (SIP) AND MANUFACTURING PROCESS |
DE102019203362A1 (en) * | 2018-11-23 | 2020-05-28 | Dialog Semiconductor (Uk) Limited | ASSEMBLY-INTEGRATED SYSTEM (SIP) |
US11845653B2 (en) | 2019-04-01 | 2023-12-19 | Meridian Innovation Pte Ltd | Heterogenous integration of complementary metal-oxide-semiconductor and MEMS sensors |
Also Published As
Publication number | Publication date |
---|---|
CN205231038U (en) | 2016-05-11 |
KR20170001238A (en) | 2017-01-04 |
US9515052B1 (en) | 2016-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9515052B1 (en) | Semiconductor package including a step type substrate | |
US10217722B2 (en) | Semiconductor packages having asymmetric chip stack structure | |
US9153557B2 (en) | Chip stack embedded packages | |
US10115708B2 (en) | Semiconductor package having a redistribution line structure | |
US10418353B2 (en) | Stacked semiconductor package having mold vias and method for manufacturing the same | |
US9640473B2 (en) | Semiconductor packages | |
US9324688B2 (en) | Embedded packages having a connection joint group | |
US20170033081A1 (en) | Stack package and method for manufacturing the stack package | |
KR102216195B1 (en) | Semiconductor package on which a plurality of chips are stacked | |
US20160013077A1 (en) | Substrate including a dam for semiconductor package, semiconductor package using the same, and manufacturing method thereof | |
US9620492B2 (en) | Package-on-package type stack package and method for manufacturing the same | |
US9209161B2 (en) | Stacked package and method for manufacturing the same | |
CN111524879B (en) | Semiconductor package having stacked chip structure | |
CN112103283B (en) | Package-on-package including support substrate | |
US20160013161A1 (en) | Semiconductor package | |
US10903189B2 (en) | Stack packages including stacked semiconductor dies | |
US9905540B1 (en) | Fan-out packages including vertically stacked chips and methods of fabricating the same | |
US9875990B2 (en) | Semiconductor package including planar stacked semiconductor chips |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SK HYNIX INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, KYU WON;MOON, KI ILL;HAN, CHEOL WOO;REEL/FRAME:037124/0116 Effective date: 20151002 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |