US20160364653A1 - Modular array of vertically integrated superconducting qubit devices for scalable quantum computing - Google Patents
Modular array of vertically integrated superconducting qubit devices for scalable quantum computing Download PDFInfo
- Publication number
- US20160364653A1 US20160364653A1 US14/737,707 US201514737707A US2016364653A1 US 20160364653 A1 US20160364653 A1 US 20160364653A1 US 201514737707 A US201514737707 A US 201514737707A US 2016364653 A1 US2016364653 A1 US 2016364653A1
- Authority
- US
- United States
- Prior art keywords
- recesses
- plane
- assembly
- readout
- qubit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G06N99/002—
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
-
- H01L39/045—
-
- H01L39/223—
-
- H01L39/2493—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N60/00—Superconducting devices
- H10N60/01—Manufacture or treatment
- H10N60/0912—Manufacture or treatment of Josephson-effect devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N60/00—Superconducting devices
- H10N60/10—Junction-based devices
- H10N60/12—Josephson-effect devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N60/00—Superconducting devices
- H10N60/80—Constructional details
- H10N60/81—Containers; Mountings
- H10N60/815—Containers; Mountings for Josephson-effect devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N69/00—Integrated devices, or assemblies of multiple devices, comprising at least one superconducting element covered by group H10N60/00
Definitions
- the present invention relates to quantum computing, and more specifically, to a modular array of vertically integrated superconducting qubit devices for scalable quantum computing.
- quantum computing employs active superconducting devices called qubits to manipulate and store quantum information, and resonators (e.g., as a two-dimensional (2D) planar waveguide or as a three-dimensional (3D) microwave cavity) to read out and facilitate interaction among qubits.
- Each superconducting qubit comprises one or more Josephson junctions shunted by capacitors in parallel with the junctions.
- the qubits are capacitively coupled to 2D or 3D microwave cavities.
- the energy associated with the qubit resides in the electromagnetic fields around the Josephson junction and especially in the vicinity of relatively larger shunt capacitance structures.
- an assembly for a quantum computing device includes a quantum bus plane including a first set of recesses, a readout plane including a second set of recesses, and a block positioned to hold the readout plane opposite the quantum bus plane, such that the first set of recesses opposes the second set of recesses. Also, the assembly includes a plurality of qubit chips where each has a first end positioned in the first set of recesses and has a second end positioned in the second set of recesses.
- an assembly for a quantum computing device includes a housing configured as an enclosure having a bottom part, a top part, and a block, in which the block connects the top and bottom parts.
- the assembly includes a quantum bus plane including a first set of recesses, and a readout plane including a second set of recesses.
- the block is configured to position the readout plane opposite the quantum bus plane, such that the first set of recesses opposes the second set of recesses.
- the assembly includes a plurality of qubit chips where each has a first end positioned in the first set of recesses and has a second end positioned in the second set of recesses.
- a method of configuring an assembly for a quantum computing device includes providing a housing configured as an enclosure having a bottom part, a top part, and a block, in which the block connects the top and bottom parts.
- the method includes providing a readout plane having a first set of recesses and a quantum bus plane having a second set of recesses, and assembling the readout plane opposite the quantum bus plane in a block, such that the first set of recesses opposes the second set of recesses.
- the method includes installing a plurality of qubit chips in the block, where each of the plurality of qubit chips has a first end positioned in the first set of recesses and has a second end positioned in the second set of recesses.
- the plurality of qubit chips extends vertically in a lengthwise direction by being positioned in both the first set of recesses and the second set of recesses.
- the first set of recesses holds the first end of the plurality of qubit chips in the readout plane
- the second set of recesses holds the second end of the plurality of qubit chips in the quantum bus plane.
- the first end of the plurality of qubit chips is opposite the second end.
- the block is made of a superconducting material.
- the quantum bus plane comprises a substrate with interconnect wiring on top of the substrate, and the interconnect wiring connects the plurality of qubit chips via a plurality of coupling bus resonators.
- the readout plane comprises a substrate with fan-out wiring on top of the substrate, and the fan-out wiring individually connects each of the plurality of qubit chips to a circuit board.
- the circuit board individually connects each of the plurality of qubit chips to a plurality of connectors in a one-to-one relationship.
- the block is configured to receive a first assembly comb and a second assembly comb to form an intersection, and the intersection of the first and second assembly combs forms a plurality of slots for individually accepting the plurality of qubit chips.
- the plurality of slots mechanically holds the plurality of qubit chips in a vertical position.
- FIG. 1 is a schematic illustrating a transparent view of part of the modular array of vertically integrated superconducting qubit chips according to an embodiment
- FIG. 2 is a schematic illustrating a quantum bus plane design according to an embodiment
- FIG. 3 is a schematic illustrating the readout plane in an inverted view according to an embodiment
- FIG. 4 is a schematic of an example qubit chip according to an embodiment.
- FIGS. 5A through 5F illustrate an assembly and packaging technique for the modular array of vertically integrated superconducting qubit chips according to an embodiment, in which:
- FIG. 5A is a schematic of an assembly illustrating assembly combs for a block
- FIG. 5B is a schematic of the assembly illustrating the assembly combs in place to form slots for orienting the superconducting qubit chips
- FIG. 5C is a schematic of the assembly illustrating the installation of the superconducting qubit chips in the slots formed by the assembly combs;
- FIG. 5D is a schematic of the assembly illustrating installation of the readout plane in the block
- FIG. 5E is a schematic of the assembly illustrating a view underneath the block
- FIG. 5F is a schematic of the assembly illustrating that a pusher block applies pressure to hold the superconducting qubit chips in place;
- FIG. 6 is a method of configuring an assembly according to an embodiment
- FIG. 7 is a method of configuring an assembly according to an embodiment.
- Superconducting Josephson-junction based qubits are promising candidates for fault-tolerant quantum computing. As a solid-state technology, it has always held the potential of simpler scalability via existing integration techniques. Superconducting circuit and device fabrication can leverage well-known lithographic methods which can lead to quantum integrated processors with a high density of qubits. Furthermore, superconducting qubits operate in the microwave frequency regime, allowing for all-electrical control of the qubits and other elements which might be in the system. The other elements may include microwave resonators, active filters, quantum-limited amplifiers, etc.
- a state-of-the-art fault-tolerant quantum computing architecture which has gathered interest recently is the surface code.
- qubits are arranged in a lattice with only the nearest neighbor interactions required.
- the surface code is an attractive path forward as defining multiple qubits in a nearest-neighbor lattice.
- the error thresholds which are required for the surface code are within reach for superconducting qubits with the current levels of coherence.
- One particular physical proposal in the state-of-the-art for realizing the surface code with superconducting qubits is the skew-symmetric layout. In this lattice, each superconducting qubit is coupled to two separate linking bus resonators.
- the coupling of superconducting qubits with microwave resonators is known as circuit quantum electrodynamics (cQED).
- the microwave resonators are typically defined as planar stripline resonators but can also be modes within three-dimensional (3D) waveguide cavities.
- Crosstalk is defined here as any unwanted coupling of microwave signals between qubit or resonator channels, other than those desired and defined by wiring.
- a vertically integrated multi-chip architecture is provided, with discrete superconducting chip pieces comprised of superconducting qubits and their readout resonators.
- the superconducting qubits, along with their readout resonators, are then all arranged to mate in a matrix sandwiched by two larger carrier chips.
- These two larger carrier chips serve two purposes: one purpose is to integrate multiple resonator quantum buses to couple the superconducting qubits together (thereby coupling quantum information between qubits), and the other purpose permits physical connections via fan-out wiring to explicit microwave controls.
- This embodiment realizes a scalable architecture for quantum computation using well-established technology, while obviating challenging silicon integration techniques, such as thru-silicon-vias (TSVs) and multi-level lithography.
- TSVs thru-silicon-vias
- quantum processors there are two physically different methods for implementing superconducting quantum processors via the circuit quantum electrodynamics (cQED) architecture, which are a 2D planar lithographic method and a 3D waveguide cavity method.
- the quantum processor refers to the entirety of the assembled components.
- 2D Planar Integration The integration of qubits and resonators for 2D cQED is started via depositing superconducting films on silicon or sapphire substrates.
- Some typical superconducting films used are niobium (Nb), aluminum (Al), titanium nitride (TiN), and niobium nitride (NbN).
- Resonators (including readout resonators) are commonly defined in these superconducting films using coplanar waveguides, microstrips, coplanar striplines, or lumped element inductors and capacitors.
- superconducting qubits with Josephson junctions such as the transmons, phase-qubits, or flux-qubits are also lithographically patterned via either electron-beam or optical lithography.
- Scaling up to larger quantum processors in this scheme requires a larger and larger chip to accommodate more resonators for coupling, more qubits, and more readout resonators.
- processors up to 9 qubits have been devised in a linear chain, and 8 qubits in a latticed architecture. As the number of qubits in the 2D processor scales up, input-output (I/O) becomes increasingly challenging.
- An array of vertical superconducting qubit chips is mounted to a silicon quantum bus plane and mounted to a separate qubit addressing and readout plane.
- QB quantum bus
- a readout (RO) plane couples each superconducting qubit chip's readout resonator to an integrated microwave bandwidth transmission line which follows onto a flexible circuit board thus connecting each superconducting qubit chip's readout resonator a coaxial connector for input/output (I/O).
- Vertical superconducting qubit chips each contain a single superconducting qubit (also referred to as a tunnel junction, such as a Josephson junction) and on-chip readout resonator, designed in a way to effectively couple to the quantum bus plane and the readout plane.
- Each individual vertical superconducting qubit chip is designed to have a specific lithographically-defined coupling capacitance between the tunnel junction to the quantum bus plane on one end and between the readout resonator and the addressing transmission line of the readout plane on the other end.
- All silicon elements are retained within a well-thermalized metal housing (e.g., copper) which provides mechanical support, alignment, and thermal contact.
- a well-thermalized metal housing e.g., copper
- the technique discussed herein is an approach for assembling the modular array of superconducting qubit chips into a scalable quantum processor, commensurate with latticed architectures for quantum error correction, such as the surface code.
- FIG. 1 is a schematic illustrating a transparent view of part of the modular array of vertically integrated superconducting qubit devices according to an embodiment.
- FIG. 1 shows a quantum bus plane 100 , a readout plane 102 , and superconducting vertical qubit chips 101 .
- the superconducting vertical qubit chips 101 are also referred to as qubit dies, qubits, etc.
- the readout plane 102 and the quantum bus plane 100 sandwich the qubit chips 101 in between.
- FIG. 2 is a schematic illustrating a quantum bus plane design of the quantum bus plane 100 according to an embodiment.
- the quantum bus plane design illustrates a surface code example.
- the quantum bus plane 100 may be made of a semiconductor material as the substrate, such as, e.g., silicon, sapphire, etc.
- the semiconductor material has interconnect wiring 202 deposited on top of the semiconductor material.
- the interconnect wiring 202 is made of a superconducting material.
- Superconducting material may be defined as a material that can conduct electricity or transport electrons from one atom to another with no resistance when the superconducting material has reached “critical temperature” (Tc), or the temperature at which the material becomes superconductive. Conducting electricity or transporting electrons from one atom to another with no resistance means that no heat, sound, or any other form of energy would be released from the material as understood by one skilled in the art.
- critical temperature Tc
- Conducting electricity or transporting electrons from one atom to another with no resistance means that no heat, sound, or any other form of energy would be released from the material as understood by one skilled in the art.
- the quantum bus plane 100 connects each individual qubit chip 101 via interconnect wiring 202 .
- the interconnect wiring 202 connects (e.g., capacitively) to each superconducting qubit chip 101 installed in the quantum bus plane 100 .
- the interconnect wiring 202 includes coupling bus resonators 205 positioned between each superconducting vertical qubit chip 101 .
- superconducting vertical qubit chips 101 are configured to couple together through the coupling bus resonators 205 .
- the quantum bus plane 100 includes etched recesses 201 at the locations to insert each of the superconducting vertical qubit chips 101 .
- the etched recesses 201 are pockets that individually fit the superconducting vertical qubit chips 101 into specific locations in the quantum bus plane 100 .
- the etched recesses 201 in the quantum bus plane 100 help to define accurate capacitive coupling between the qubit chips 101 and the interconnect wiring 202 .
- the etched recesses 201 determine how deeply the vertical qubit chips 101 sit into the quantum buss plane 100 and thus determine the vertical separation between the capacitor pads on the qubit chip 101 and those on the quantum buss plane 100 .
- the etched recesses 201 are etched into the semiconductor substrate of the quantum bus plane 100 . Accurate vertical separation of these coupling pads is a prerequisite for achieving a precise coupling capacitance value.
- the coupling capacitor pad 404 is shown in FIG. 4 and the quantum bus plane 100 has coupling pad 250 in front of each etched recess 201 .
- each row e.g., rows 1 - 4
- rows 1 - 4 are filled with superconducting vertical qubit chips 101 .
- One superconducting vertical qubit chip 101 is shown as a code superconducting vertical qubit chip in row 1
- the other superconducting vertical qubit chip 101 is a syndrome superconducting vertical qubit chip in row 2 .
- each row may be filled with the same type of superconducting vertical qubit chip 101 .
- row 1 may be filled with code superconducting vertical qubit chips 101
- row 2 is filled with syndrome superconducting vertical qubit chips 101 .
- Row 3 may be filled with code superconducting vertical qubit chips 101
- row 4 is filled with syndrome superconducting vertical qubit chips 101 .
- M numerous rows may be included on the quantum bus plane 100 , where M is the last row.
- a code qubit stores quantum information for operation of the quantum processor.
- a syndrome qubit measures and extracts any errors in the system without corrupting the information present in the code qubit. These terms are commonly applied when discussing “surface code error correction.”
- FIG. 3 is a schematic illustrating the readout plane 102 in an inverted view.
- FIG. 3 shows the backside of the readout plane 102 , and the backside faces the quantum bus plane 100 (not shown in FIG. 3 ).
- the readout plane 102 may be made of a semiconductor material as the substrate, such as, e.g., silicon, sapphire, etc.
- the semiconductor material has fan-out wiring 302 deposited on top of the semiconductor material.
- the fan-out wiring 302 may be made of a superconducting material.
- the readout plane 102 includes etched recesses 301 at locations to insert each of the superconducting vertical qubit chips 101 .
- Each etched recess 301 is a pocket that individually fits a single superconducting vertical qubit chip 101 into a specific location in the readout plane 102 , analogous to the etched recesses 201 in the quantum bus plane 100 in FIG. 2 .
- the etched recesses 301 in the readout plane 102 capacitively connect the superconducting vertical qubit chips 101 to the fan-out wiring 302 via the capacitor pads defined on the upper end of the vertical qubit chip 101 and on the readout plane 102 .
- the vertical qubit chip 101 has coupling capacitor pad 401 as shown in FIG. 4
- the readout plane 102 has a coupling pad 350 in front of each etched recesses 301 .
- the fan-out wiring 302 has transmission lines 320 .
- Each transmission line 320 individually connects to a single superconducting vertical qubit chip 101 in a one-to-one relationship.
- the etched recesses 301 serve both a mechanical purpose and an electrical purpose. Mechanically, the etched recesses 301 serve as a slot/pocket to insert each superconducting vertical qubit chip 101 . Electrically, the etched recesses 301 align each superconducting vertical qubit chip 101 to an individual transmission line 320 of the fan-out wiring 302 .
- the fan-out wiring 302 individually couples to each superconducting vertical qubit chip 101 . Also, the fan-out wiring 302 individually connects each superconducting vertical qubit chip 101 to a flexible circuit board 303 .
- the fan-out wiring 302 does not affect quantum information on the superconducting vertical qubit chips 101 .
- the fan-out wiring 302 connects the superconducting vertical qubit chips 101 to the outside environment (e.g., the 50 ohm ( ⁇ ) environment).
- the flexible circuit board 303 individually connects each superconducting vertical qubit chip 101 to an individual connector 304 via the fan-out wiring 302 . Although the flexible circuit board 303 is shown as one implementation, it is contemplated that other type of circuit boards or electrical connections may be utilized.
- the connectors 304 individually connect the superconducting vertical qubit chips 101 to external electronics (not shown).
- the connectors 304 may be microwave connectors in which microwave signals may be input and qubit states can be read.
- Each connector 304 has a one-to-one relationship to a single superconducting vertical qubit chip 101 on the readout plane 102 , such that each superconducting vertical qubit chip 101 is individually addressable through a single connector 304 , through the flexible circuit board 303 , through the fan-out wiring 302 , a particular transmission line 320 , and through an individual etched recess 301 .
- the connectors 304 may coaxial cable connectors configured to connect to coaxial cables.
- conductive wiring runs through the flexible circuit board 303 and that wiring connects the flexible circuit board 303 to each respective connector 304 as understood by one skilled in the art.
- the conductive wiring of the flexible circuit board 303 may be made of superconducting or normal material.
- FIG. 4 is a schematic of an example superconducting vertical qubit chip 101 according to an embodiment. Various details of the superconducting vertical qubit chips 101 are shown in FIG. 4 .
- the superconducting vertical qubit chips 101 may have a substrate made of a semiconductor material, such as, e.g., silicon, sapphire, etc. Each qubit chip 101 is an integrated circuit. Conductive material is deposited and patterned on the substrate of the superconducting vertical qubit chips 101 to form the integrated circuit.
- the superconducting vertical qubit chips 101 are not a monolithic wafer. Rather, the superconducting vertical qubit chips 101 are formed from a wafer (substrate) diced into individual qubit dies.
- Each diced superconducting vertical qubit chip 101 includes a coupling capacitor pad 401 .
- the coupling capacitor pad 401 is a capacitor that capacitively couples each superconducting vertical qubit chip 101 to the readout plane 102 via the fan-out wiring 302 , when the superconducting vertical qubit chip 101 is inserted in its etched recess 201 . Accordingly, on one end of the superconducting vertical qubit chip 101 , that end is electrically connected to the readout plane 102 through the coupling capacitor pad 401 and coupling pad 350 on the readout plane 102 .
- the coupling capacitors may be defined by metal pads that are at right angles to each other, with a well-defined vertical separation.
- the two types of coupling capacitors are quantum buss plane to lower side of qubit chip, and upper side of vertical qubit chip to readout plane. It should be understood that two metal surfaces (pads in this case) at right angles to each other, separated by some distance, define a capacitor. Embodiments exploit this fact to permit accurate coupling between circuit elements without resorting to wire bonds across right angle connections.
- each superconducting vertical qubit chip 101 includes coupling capacitor pads 404 .
- the coupling capacitor pads 404 form a capacitor, and between the two coupling capacitor pads 404 is a tunnel junction 403 (sometimes called the qubit), such as, e.g., a Josephson junction.
- the coupling capacitor pads 404 form a capacitor that capacitively couples to the quantum bus plane 100 via the interconnecting wiring 202 . Accordingly, on the opposite end to the coupling capacitor pad 401 , the opposite end is electrically connected to the quantum bus plane 100 through the coupling capacitor pads 404 .
- the superconducting vertical qubit chip 101 includes readout resonator 402 .
- the readout resonator 402 is configured with a resonance frequency designed to read the state of the qubit tunnel junction 403 .
- the readout resonator 402 is positioned between the coupling capacitor pad 401 and the coupling capacitor pads 404 .
- the readout resonator 402 is formed of conductive material that connects the coupling capacitor pad 401 and the coupling capacitor pads 404 .
- the conductive material is a superconducting material, which forms the circuit.
- the superconducting vertical qubit chip 101 includes a ground plane 405 surrounding the circuit of the coupling capacitor pad 401 , the coupling capacitor pads 404 , and the readout resonator 402 .
- the material of the substrate separates the ground plane 405 from the circuit.
- FIG. 5A illustrates part of an assembly 500 .
- the assembly 500 has a copper block 502 .
- the copper block 502 includes a readout plane slot 503 .
- the readout plane 102 is to be inserted into the readout plane slot 503 as discussed further below.
- a copper block 502 is illustrated, the block 502 may be made of other materials.
- the block 502 can be constructed of a variety of materials provided they give high thermal conductivity. Examples other than copper include brass, sapphire, silicon, silver, aluminum, and/or niobium.
- Assembly combs 520 A and 520 B are utilized to orient alignment of the superconducting vertical qubit chips 101 for assembly with the readout plane 102 (in the etched recesses 201 ) and quantum bus plane 100 (in the etched recesses 301 ) within the copper block 502 .
- Both assembly combs 520 A and 520 B have teeth with predefined spacing.
- the assembly comb 520 A has teeth 525 A and the assembly comb 520 B has teeth 525 B.
- the spacing of the teeth 525 A is larger than the spacing of the teeth 525 B, and the spacing of the teeth 525 A and 525 B is based on accommodating the cross-section size of the superconducting vertical qubit chips 101 .
- the copper block 502 includes assembly slots 501 A and 501 B.
- the assembly comb 520 A is inserted into the assembly slot 501 A, and the assembly comb 520 B is inserted into the assembly slot 501 B.
- One assembly slot is positioned higher than the other assembly slot such that the assembly combs 520 A and 520 B define the desired alignment slots where they cross over and under each other but do not interfere with each other when inserted into their respective assembly slots 501 A and 501 B.
- FIG. 5B is a schematic of the assembly 500 showing the assembly combs 520 A and 520 B in place within the copper block 502 according to an embodiment.
- Slots 525 are formed by the intersection of the assembly combs 520 A and 520 B while in the copper block 502 .
- the slots 525 are utilized to orient the superconducting vertical qubit chip 101 .
- the slots 525 are formed by the spacing of the teeth 525 A and 525 B such that the slots 525 can accommodate the size of the superconducting vertical qubit chips 101 .
- the spacing of the slots 525 may be about 5 millimeters (mm) in the x-axis and may be about 5 mm in the y-axis.
- each superconducting vertical qubit chip 101 may have approximate dimensions of 8 mm tall by 2 mm wide by 0.7 mm thick.
- the etched recesses 201 and 301 may be about 0.7 mm in the x-axis and about 2 mm in the y-axis.
- the etched recessed 201 and 301 may have a depth of about 0.35 mm in the z-axis.
- FIG. 5C is a schematic of the assembly 500 showing an abbreviated view inside the copper block 502 (not shown) which is part of a housing 550 (shown in FIG. 5F ) according to an embodiment.
- the abbreviated view omits certain elements in order to simplify the assembly 500 for better understanding.
- the walls of the housing copper block 502 are removed, and only a copper base 530 of the housing 550 is shown.
- the quantum bus plane 100 is attached to and/or positioned on the copper base 530 .
- the intersecting assembly combs 520 A and 520 B are in place (within the copper block 502 ) forming the slots 525 .
- a few example superconducting vertical qubit chips 101 are installed into (the etched recesses 201 in) the quantum bus plane 100 .
- the slots 525 directly align to individual etched recesses 201 below and provide a guide during installation of the superconducting vertical qubit chips 101 .
- FIG. 5D is a schematic of the assembly 500 showing a transparent view into the copper block 502 according to an embodiment.
- FIG. 5D shows the readout plane 102 installed into the copper block 502 and extending outside of the copper block 502 through readout plane housing slot 585 .
- the quantum bus plane 100 fits into the bottom of the copper block 502 .
- the copper block 502 may sit on top of the quantum bus plane 100 .
- the superconducting vertical qubit chips 101 are sandwiched between the readout plane 102 and the quantum bus plane 100 , and the ends of the superconducting vertical qubit chips 101 fit into the etched recesses 201 and 301 of the quantum bus plane 100 and readout plane 102 , respectively.
- the assembly combs 520 A and 520 B are not shown in this figure.
- a board clamp 555 holds and attaches to portion of the readout plane 102 extending outside of the housing.
- the board clamp 555 holds and attaches the readout plane 102 to the flexible circuit board 303 .
- the connectors 304 are on a rigid circuit board 330 and connected to the flexible circuit board 303 .
- the circuit board 330 comprises circuits (not shown) individually connecting each connector 304 to an individual circuit within the flexible circuit board 303 , as understood by one skilled in the art.
- FIG. 5E is a schematic of the assembly 500 showing a view underneath the housing 500 according to an embodiment.
- the copper base 530 of the housing is removed.
- FIG. 5E allows the bottom of the quantum bus plane 100 to be viewed.
- FIG. 5E also shows that wire bonds 578 connect the readout plane 102 to the board clamp 555 .
- These wire bonds 578 create an electrical connection between the fan-out wiring 302 on the readout plane 102 and the conductors (of whatever type) on the flexible circuit board 303 .
- Wire bonds 578 being flexible permit long-term reliability over many thermal cycles.
- the two readout planes are to be made of the same material so any dimensional changes from thermal expansion are the same for both planes.
- FIG. 5F is a schematic of the assembly 500 according to an embodiment.
- FIG. 5F shows that a pusher block 570 pushes the readout plane 102 firmly against the superconducting vertical qubit chips 101 .
- the pusher block 570 is spring loaded.
- the constant pressure of the pusher block 570 ensures that the superconducting vertical qubit chips 101 stay in the etched recesses 201 and 301 .
- the force of the pusher block 570 is caused by a spring mechanism 575 attached to a top cap 582 of the housing 550 .
- the housing 550 is an enclosure.
- the housing 550 may be made of copper, silver, brass, silicon, sapphire, aluminum, and/or niobium.
- the housing 550 includes the copper block 502 , the copper base 530 , the pusher block 570 , and the top cap 582 .
- the assembly combs 520 A and 520 B may remain in the copper block 502 after the superconducting vertical qubit chips 101 have been installed (i.e., inserted into the etched recesses 201 and 301 of the quantum bus and readout planes 100 and 102 , respectively).
- the assembly combs 520 A and 520 B may be removed from the copper block 502 after installing the superconducting vertical qubit chips 101 , such that the assembly combs 520 A and 520 B are not in the housing 550 .
- each of the discussed silicon elements such as, e.g., the quantum bus plane 100 , superconducting vertical qubit chips 101 , and readout plane 102 , use well-established lithographic technology that is time tested in the superconducting qubit community and thus understood by one skilled in the art.
- the materials are standardized to niobium for the resonator and transmission line elements; the materials are aluminum and native aluminum oxide for the qubit junction fabrication (i.e., the qubit tunnel junction 403 ) via standard double-angle evaporation. All lithography may be performed on high-resistivity silicon wafers with established loss parameters appropriate for qubit technology, as understood by one skilled in the art.
- the readout resonator 402 is in on the vertical qubit chip 101 , and transmission line elements are any other wiring on the quantum buss plane 100 , the qubit chip 101 , and the readout plane 102 .
- the readout resonators 402 may be of a different material than the wiring.
- the readout resonators 402 and wiring may be fabricated from a variety of all the same materials.
- the readout resonators 402 and various different portions of the wiring may be fabricated from a variety of different materials for each sub-category of function.
- N qubit chips 101 Complete assembly of a scalable quantum processor with N qubits (i.e., N qubit chips 101 ) is achieved without resorting to any multi-level lithography, inserted ground planes, cross-overs, or thru-silicon-vias (TSVs).
- TSVs thru-silicon-vias
- Each individual superconducting vertical qubit chip 101 contains a capacitor (i.e., coupling capacitor 404 ) that couples signal to the quantum bus traces (i.e., interconnect wiring 202 ) on the quantum bus plane 100 .
- the capacitor (coupling capacitor 404 ) provides coupling that is appropriate for a specific universal two-qubit entangling gate.
- the capacitor is formed by an electrode on the lower end of the vertical qubit chip 101 which couples to electrodes on the quantum buss plane 100 .
- the approximate range in this implementation for the capacitor value is around 7 to 5 femto Farads.
- the interconnection between the superconducting vertical qubit chip 101 and the etched recesses 201 (pocket) in the quantum bus plane 100 is designed to minimize stray coupling between the qubit signals and ground plane 405 .
- the interconnection with the readout plane 102 creates a specific capacitance between the readout resonator 402 and the control transmission line 320 (of the fan-out wiring 302 ) such that the readout resonator 402 has a well-defined quality factor and permits a high fidelity readout.
- This capacitor i.e., coupling capacitor pad 401
- This capacitor is formed by an electrode on the superconducting vertical qubit chip 101 (qubit die) which couples to an electrode (a portion of the control transmission line 320 ) on the readout plane 102 .
- the approximate value of this capacitor in this implementation is around 5 to 7 femto Farads, for example.
- Each superconducting vertical qubit chip 101 is metalized on the backside with superconductor material to control stray coupling and other electric fields within the processor housing 550 .
- the backside of the superconducting vertical qubit chip 101 is opposite the circuit of the coupling capacitor pad 401 , the coupling capacitor pads 404 , and the readout resonator 402 on the front side.
- the fabrication process of the quantum bus plane 100 can begin with standard 2D integration techniques.
- niobium is electro-sputtered onto a silicon substrate 590 .
- the quantum bus design mask defines the coupling bus resonators 205 which couple quantum information among the superconducting vertical qubit chips 101 .
- the pocket mask (for making the etched recesses 201 ) defines the locations to etch down into the silicon for the individual superconducting vertical qubit chips 101 to be mounted.
- the process for the pocket mask etch may be similar to most 3D integration schemes, except in this case the sputtered niobium is used as a hardmask to first define the pockets (i.e., etched recesses 201 ).
- Definition of the pocket (i.e., etched recess 201 ) in the silicon substrate 590 can be achieved using a deep silicon dry etch process, reactive ion etching (RIE), or a wet chemistry (tetramethyl ammonium hydroxide (TMAH)).
- RIE reactive ion etching
- TMAH tetramethyl ammonium hydroxide
- the pockets (i.e., etched recesses 201 ) of the quantum bus plane 100 are arranged in a grid structure where successive rows are offset, one corresponding to superconducting vertical code qubit chips, and the other row corresponding to superconducting vertical syndrome qubits chips 101 for error detection via measurement.
- Each qubit chip pocket (i.e., etched recess 201 ) is arranged to couple to two coupling bus resonators 205 defined on the quantum bus plane 100 in one implementation. Note that this arrangement is not the only way to realize the surface code, as one can also couple either three or four coupling bus resonators 205 to a single superconducting vertical qubit chip 101 in another implementation.
- the qubit chip pockets are determined by the lithography and depth accuracy as determined by the etch time.
- the pockets are formed with a chamfered or bell-mouthed opening to allow easy insertion of each superconducting vertical qubit chip 101 (qubit die).
- the quantum bus plane 100 may be admissible to more integration techniques such as TSVs for chip-mode reduction.
- TSVs for chip-mode reduction.
- the nuance here is that no Josephson junctions (qubits) 403 need to be defined in this quantum bus plane 100 , so there would be minimal effect on qubit coherence with further integration of the quantum bus plane 100 .
- the readout plane 102 starts off similar to the quantum bus plane 100 , with niobium conductors etched lithographically on a silicon substrate 595 .
- Co-planar transmission lines 320 are patterned on the readout plane 102 in a fan-out configuration (i.e., fan-out wiring 302 ) so as to bring external signals into and out of each superconducting vertical qubit chip 101 .
- These transmission lines 320 are defined in a coplanar waveguide, and support 50 ⁇ microwave driving of both readout and qubit control signals.
- All these transmission lines 320 meander through the readout plane 102 terminating on one edge in wire bond pads 370 .
- the wire bond pads 370 are on the extreme right end of the fan-out wiring 302 .
- pockets (i.e., etched recesses 301 ) in the readout plane 102 are likewise defined via deep etching into the silicon substrate 595 of the readout plane 102 , in corresponding locations as the etched recesses 201 in the quantum bus plane 100 so as to accept the mounting of the individual superconducting vertical qubit chips 101 .
- These pockets i.e., etched recesses 301
- the microwave signals for control and readout are carried off the readout plane 102 via wire bonds 578 to the flexible circuit board 303 which conducts to other transmission lines embedded in a separate rigid circuit board 330 populated with connectors 304 leading to external components.
- ground planes are designed to mate to the ground planes 405 that exist on the extreme ends of each superconducting vertical qubit chip 101 to form a continuous electrostatic ground between the quantum bus and readout planes 100 and 102 , respectively;
- the continuous electrostatic ground between the quantum bus and readout planes 100 and 102 serves to (1) further isolate each qubit site (i.e., locations of etched recesses 201 , 301 ) from spurious modes, (2) isolate each qubit site (i.e., locations of etched recesses 201 , 301 ) from adjacent qubit superconducting vertical qubit chips 101 , and (3) eliminate unwanted cross-talk coupling between superconducting vertical qubit chips 101 .
- Each individual superconducting vertical qubit chip 101 is located by an etched recess 201 formed in the quantum bus plane 100 and an etched recess 301 formed the readout plane 102 .
- the etched recesses 201 , 301 are accurately formed in the silicon substrates 590 , 595 using a standard wet etch process.
- Each individual superconducting vertical qubit chip 101 is chosen for desirable electrical characteristics such as transition frequency.
- the syndrome qubits might be more strongly coupled to the readout wiring to enhance signal-to-noise. This would reduce coherence times on the syndrome qubits which does not in any way degrade the quantum information in the code qubits.
- a pair of crossed assembly combs 520 A and 520 B is mounted to the outer housing of the copper block 502 in order to temporarily provide alignment for the superconducting vertical qubit chips 101 (as shown in FIG. 5A ).
- the assembly combs 520 A and 520 B create a series of alignment slots 525 (as shown in FIG. 5B ) to orient the superconducting vertical qubit chips 101 which are inserted vertically from above.
- the superconducting vertical qubit chips 101 key into the etched recesses 201 in the quantum bus plane 100 (as shown in 5 C) and are thereby (automatically) oriented to key into the corresponding etched recesses 301 in the readout plane 102 (as shown in FIG. 5D ).
- FIG. 5E depicts the assembly 500 from below and shows the assembled components with the assembly combs 520 A and 520 B omitted.
- the vertical organization of the superconducting vertical qubit chips 101 constrained (and sandwiched) between the two silicon quantum bus and readout planes 100 and 102 is maintained with pressure applied by the pusher block 570 .
- the pusher block 570 is spring-loaded from above via the springs 575 pressed down by the top cap 582 (as shown in FIG. 5F ).
- the figures associated with embodiments show a fourteen qubit chip array but the number of superconducting vertical qubit chips 101 can be expanded to any arbitrary number (N). All that is required is that the quantum bus plane 100 should be enlarged and the niobium wiring be replicated at all qubit sites (i.e., locations at the etched recesses 201 to accommodate superconducting vertical qubit chips 101 ) as needed.
- the readout plane 102 can support many signal transmission lines 320 interleaved between each qubit site (i.e., locations at the etched recesses 301 to accommodate superconducting vertical qubit chips 101 ) to bring the signals to one edge and may require integration of dielectric cross-overs to reduce crosstalk if desired. Moreover, the further integration of the readout plane 102 and quantum bus planes 100 is a minimal issue as it will neither directly affect the qubit chip fabrication process nor the qubit coherence performance.
- the assembly 500 includes the desirable feature that each superconducting vertical qubit chip 101 may be hand-selected for the correct electrical characteristics; any member of the array of superconducting vertical qubit chips 101 may be individually replaced at any time if the qubit chip's performance degrades for any reason during operation. Replacement of the superconducting vertical qubit chip 101 can be accomplished without removing wire bonds 578 and/or without having to unsolder any components.
- Embodiments provide a clear separation of fabrication processing steps and avoid the need for all N qubit and circuit parameters to meet specification on a single superconducting vertical qubit chip 101 .
- Qubit chips 101 from multiple different fabrication runs can be combined in this type of quantum processor so that parameters such as transition frequency may be easily tailored without having to achieve a full range of accurate parameters on one silicon wafer in just one fabrication run.
- Individual qubit chips 101 may be chosen from various different fabrication runs (wafers) and combined in the processor assembly.
- microwave signals are applied to the qubit chip 101 via the readout lines to excite it into a defined state. After some later time the state of the qubits can be then read out by interrogating them at some other microwave frequency, again via the readout lines.
- FIG. 6 is a method 600 of configuring an assembly 500 for a quantum computing device according to an embodiment. Reference can be made to the figures discussed herein.
- the quantum bus plane 100 having a first set of recesses 201 are provided, as depicted in FIG. 2 .
- the quantum bus plane 100 is positioned in the block 502 , on top of the copper base 530 , as seen in FIG. 5D .
- the alignment combs 520 A and 520 B are installed in the copper block 502 and fixed in place, creating a series of precisely aligned slots 535 to accept the qubit chips 101 , as seen in FIG. 5B .
- a plurality of superconducting vertical qubit chips 101 are placed/installed in the block 502 , each of the plurality of qubit chips 101 has a first end positioned in the first set of recesses 201 (as shown in FIG. 5C ).
- the plurality of qubit chips 101 extend vertically in a lengthwise direction by being positioned in the first set of recesses 201 and in the slots 525 created by the alignment combs.
- the set of recesses 201 holds the lower end of the plurality of qubit chips 101 in the quantum bus plane 100 .
- the first end of the plurality of qubit chips 101 is opposite the second end.
- the readout plane 102 with its recesses 301 is then installed into the copper block 502 such that the recesses 301 in the readout plane 102 are positioned to accept the upper end (i.e., second end) of the plurality of all the qubit chips 101 which have been aligned by the slots 525 created by both alignment combs 520 A, 520 B.
- the readout plane 102 thus drops down over the ends of the qubit dies 101 a distance equal to the depth of the recesses in the readout plane 301 and the precise mechanical alignment of all the electrical circuit elements is achieved in all three axes simultaneously.
- the alignment combs 520 A and 520 B may either be left in place or may be removed.
- the quantum bus plane 100 comprises a substrate 590 with interconnect wiring 202 on top of the substrate 590 , and the interconnect wiring 202 connects the plurality of qubit chips 101 via a plurality of coupling bus resonators 205 .
- the readout plane 102 comprises a substrate 595 with fan-out wiring 302 on top of the substrate 595 , and the fan-out wiring 302 individually connects each of the plurality of qubit chips 101 to a circuit board 330 .
- the circuit board 330 individually connects each of the plurality of qubit chips 101 to a plurality of connectors 304 in a one-to-one relationship.
- the block 502 is configured to receive a first assembly comb 520 A and a second assembly comb 520 B to form an intersection, and the intersection of the first and second assembly combs 520 A, 520 B form a plurality of slots 525 for individually accepting the plurality of qubit chips 101 .
- the plurality of slots 525 mechanically holds the plurality of qubit chips 101 in a vertical position.
- FIG. 7 is a method 700 of configuring an assembly 500 for a quantum computing device according to an embodiment. Reference can be made to the figures discussed herein.
- the quantum buss plane 100 is installed into the copper block 502 such that the quantum buss plane 100 rests on top of the copper base 530 , and the quantum bus plane 100 has a set of recesses 201 (the readout plane 102 has a different set of recesses 301 ). Then, the assembly combs 520 A and 520 B are installed and fixed into the copper block 502 thereby creating alignment slots 525 .
- a plurality of qubit chips 101 are installed in the block 502 , where each of the plurality of qubit chips 101 has a first end positioned in the first set of recesses 201 using the alignment slots 525 created by the assembly combs 520 A, 520 B to guide the qubit chips 101 into the correct locations.
- the housing 550 includes a readout plane housing slot 585 .
- the readout plane 102 is installed into the slot 585 and the recesses 301 in the readout plane 102 accept the upper ends (i.e., second end) of the plurality of all the qubit chips 101 which have been put in the correct locations by the alignment combs 520 A, 520 B such that the readout plane 102 drops over all of them (qubit chips 101 ) simultaneously.
- the bell-mouthed nature of the recesses 301 in the readout plane 102 assists in the final locating of the ends of the qubit dies 101 into the recesses 301 .
- the readout plane 102 extends through the readout plane housing slot 585 to connect to the circuit board 330 , and the circuit board 330 connects to a plurality of connectors 304 .
- the housing 550 includes a pushing mechanism configured to apply pressure to the readout plane 102 , and the pressure applied to the readout plane 102 forces the plurality of qubit chips 101 to the quantum bus plane 100 .
- the pushing mechanism comprises: a pusher block 570 positioned on top of the readout plane 102 , and a spring mechanism 575 pressing downward against the pusher block 570 .
- the top part (top cap 582 ) of the housing 550 applying a compression force to the spring mechanism 575 from above.
- microelectronic device fabrication methods may be utilized to fabricate the components/elements discussed herein as understood by one skilled in the art.
- semiconductor device fabrication the various processing steps fall into four general categories: deposition, removal, patterning, and modification of electrical properties.
- Deposition is any process that grows, coats, or otherwise transfers a material onto the wafer.
- Available technologies include physical vapor deposition (PVD), chemical vapor deposition (CVD), electrochemical deposition (ECD), molecular beam epitaxy (MBE) and more recently, atomic layer deposition (ALD) among others.
- Removal is any process that removes material from the wafer: examples include etch processes (either wet or dry), and chemical-mechanical planarization (CMP), etc.
- Patterning is the shaping or altering of deposited materials, and is generally referred to as lithography.
- the wafer is coated with a chemical called a photoresist; then, a machine called a stepper focuses, aligns, and moves a mask, exposing select portions of the wafer below to short wavelength light; the exposed regions are washed away by a developer solution. After etching or other processing, the remaining photoresist is removed.
- Patterning also includes electron-beam lithography.
- Modification of electrical properties may include doping, such as doping transistor sources and drains, generally by diffusion and/or by ion implantation. These doping processes are followed by furnace annealing or by rapid thermal annealing (RTA). Annealing serves to activate the implanted dopants.
- doping such as doping transistor sources and drains
- RTA rapid thermal annealing
- each block in the flowchart or block diagrams may represent a module, segment, or portion of instructions, which comprises one or more executable instructions for implementing the specified logical function(s).
- the functions noted in the block may occur out of the order noted in the figures.
- two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved.
Abstract
A technique relates to an assembly for a quantum computing device. A quantum bus plane includes a first set of recesses. A readout plane includes a second set of recesses. A block is positioned to hold the readout plane opposite the quantum bus plane, such that the first set of recesses opposes the second set of recesses. A plurality of qubit chips are included where each has a first end positioned in the first set of recesses and has a second end positioned in the second set of recesses.
Description
- The present invention relates to quantum computing, and more specifically, to a modular array of vertically integrated superconducting qubit devices for scalable quantum computing.
- In one approach called circuit quantum electrodynamics, quantum computing employs active superconducting devices called qubits to manipulate and store quantum information, and resonators (e.g., as a two-dimensional (2D) planar waveguide or as a three-dimensional (3D) microwave cavity) to read out and facilitate interaction among qubits. Each superconducting qubit comprises one or more Josephson junctions shunted by capacitors in parallel with the junctions. The qubits are capacitively coupled to 2D or 3D microwave cavities. The energy associated with the qubit resides in the electromagnetic fields around the Josephson junction and especially in the vicinity of relatively larger shunt capacitance structures. To date, a major focus has been on improving lifetimes of the qubits in order to allow calculations (i.e., manipulation and readout) to take place before the information is lost to decoherence of the qubits. Currently, superconducting qubit coherence times can be as high as 100 microseconds, and efforts are being made to increase the coherence times. One area of research with respect to increasing coherence times is focused on eliminating lossy materials from areas of relatively high electromagnetic field energy density such as in the vicinity of sharp corners and edges of the thin films of which the qubits are comprised. Such materials in proximity to the qubit can include imperfections that support defects known as two-level systems (TLSs).
- According to one embodiment, an assembly for a quantum computing device is provided. The assembly includes a quantum bus plane including a first set of recesses, a readout plane including a second set of recesses, and a block positioned to hold the readout plane opposite the quantum bus plane, such that the first set of recesses opposes the second set of recesses. Also, the assembly includes a plurality of qubit chips where each has a first end positioned in the first set of recesses and has a second end positioned in the second set of recesses.
- According to one embodiment, an assembly for a quantum computing device is provided. The assembly includes a housing configured as an enclosure having a bottom part, a top part, and a block, in which the block connects the top and bottom parts. The assembly includes a quantum bus plane including a first set of recesses, and a readout plane including a second set of recesses. The block is configured to position the readout plane opposite the quantum bus plane, such that the first set of recesses opposes the second set of recesses. Also, the assembly includes a plurality of qubit chips where each has a first end positioned in the first set of recesses and has a second end positioned in the second set of recesses.
- According to one embodiment, a method of configuring an assembly for a quantum computing device is provided. The method includes providing a housing configured as an enclosure having a bottom part, a top part, and a block, in which the block connects the top and bottom parts. The method includes providing a readout plane having a first set of recesses and a quantum bus plane having a second set of recesses, and assembling the readout plane opposite the quantum bus plane in a block, such that the first set of recesses opposes the second set of recesses. Also, the method includes installing a plurality of qubit chips in the block, where each of the plurality of qubit chips has a first end positioned in the first set of recesses and has a second end positioned in the second set of recesses.
- In one or more embodiments, the plurality of qubit chips extends vertically in a lengthwise direction by being positioned in both the first set of recesses and the second set of recesses. The first set of recesses holds the first end of the plurality of qubit chips in the readout plane, and the second set of recesses holds the second end of the plurality of qubit chips in the quantum bus plane.
- In one or more embodiments, the first end of the plurality of qubit chips is opposite the second end. In one or more embodiments, the block is made of a superconducting material.
- In one or more embodiments, the quantum bus plane comprises a substrate with interconnect wiring on top of the substrate, and the interconnect wiring connects the plurality of qubit chips via a plurality of coupling bus resonators.
- In one or more embodiments, the readout plane comprises a substrate with fan-out wiring on top of the substrate, and the fan-out wiring individually connects each of the plurality of qubit chips to a circuit board. The circuit board individually connects each of the plurality of qubit chips to a plurality of connectors in a one-to-one relationship.
- In one or more embodiments, the block is configured to receive a first assembly comb and a second assembly comb to form an intersection, and the intersection of the first and second assembly combs forms a plurality of slots for individually accepting the plurality of qubit chips. The plurality of slots mechanically holds the plurality of qubit chips in a vertical position.
- Additional features and advantages are realized through the techniques of the present invention. Other embodiments and aspects of the invention are described in detail herein and are considered a part of the claimed invention. For a better understanding of the invention with the advantages and the features, refer to the description and to the drawings.
- The subject matter which is regarded as the invention is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The forgoing and other features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
-
FIG. 1 is a schematic illustrating a transparent view of part of the modular array of vertically integrated superconducting qubit chips according to an embodiment; -
FIG. 2 is a schematic illustrating a quantum bus plane design according to an embodiment; -
FIG. 3 is a schematic illustrating the readout plane in an inverted view according to an embodiment; -
FIG. 4 is a schematic of an example qubit chip according to an embodiment. -
FIGS. 5A through 5F illustrate an assembly and packaging technique for the modular array of vertically integrated superconducting qubit chips according to an embodiment, in which: -
FIG. 5A is a schematic of an assembly illustrating assembly combs for a block; -
FIG. 5B is a schematic of the assembly illustrating the assembly combs in place to form slots for orienting the superconducting qubit chips; -
FIG. 5C is a schematic of the assembly illustrating the installation of the superconducting qubit chips in the slots formed by the assembly combs; -
FIG. 5D is a schematic of the assembly illustrating installation of the readout plane in the block; -
FIG. 5E is a schematic of the assembly illustrating a view underneath the block; -
FIG. 5F is a schematic of the assembly illustrating that a pusher block applies pressure to hold the superconducting qubit chips in place; -
FIG. 6 is a method of configuring an assembly according to an embodiment; and -
FIG. 7 is a method of configuring an assembly according to an embodiment. - Superconducting Josephson-junction based qubits are promising candidates for fault-tolerant quantum computing. As a solid-state technology, it has always held the potential of simpler scalability via existing integration techniques. Superconducting circuit and device fabrication can leverage well-known lithographic methods which can lead to quantum integrated processors with a high density of qubits. Furthermore, superconducting qubits operate in the microwave frequency regime, allowing for all-electrical control of the qubits and other elements which might be in the system. The other elements may include microwave resonators, active filters, quantum-limited amplifiers, etc.
- A state-of-the-art fault-tolerant quantum computing architecture which has gathered interest recently is the surface code. In the surface code, qubits are arranged in a lattice with only the nearest neighbor interactions required. For superconducting qubits, the surface code is an attractive path forward as defining multiple qubits in a nearest-neighbor lattice. Moreover, the error thresholds which are required for the surface code are within reach for superconducting qubits with the current levels of coherence. One particular physical proposal in the state-of-the-art for realizing the surface code with superconducting qubits is the skew-symmetric layout. In this lattice, each superconducting qubit is coupled to two separate linking bus resonators. The coupling of superconducting qubits with microwave resonators is known as circuit quantum electrodynamics (cQED). The microwave resonators are typically defined as planar stripline resonators but can also be modes within three-dimensional (3D) waveguide cavities.
- Although it may appear simple to design a large lattice of many superconducting qubits and stripline resonators lithographically, getting every resonator mode and every qubit to work as desired together is a challenge. For example, crosstalk between resonators and superconducting qubits as well as undesired spurious modes can result in stray couplings between quantum objects. Crosstalk is defined here as any unwanted coupling of microwave signals between qubit or resonator channels, other than those desired and defined by wiring. Furthermore, although it may appear easy to optimize parameters for a single qubit and a single cavity mode, once these individual qubits are re-arranged in a larger network and all defined on the same chip, their (collective) behavior can change and can be difficult to then debug.
- According to embodiments discussed herein, a vertically integrated multi-chip architecture is provided, with discrete superconducting chip pieces comprised of superconducting qubits and their readout resonators. The superconducting qubits, along with their readout resonators, are then all arranged to mate in a matrix sandwiched by two larger carrier chips. These two larger carrier chips serve two purposes: one purpose is to integrate multiple resonator quantum buses to couple the superconducting qubits together (thereby coupling quantum information between qubits), and the other purpose permits physical connections via fan-out wiring to explicit microwave controls. This embodiment realizes a scalable architecture for quantum computation using well-established technology, while obviating challenging silicon integration techniques, such as thru-silicon-vias (TSVs) and multi-level lithography.
- There are two physically different methods for implementing superconducting quantum processors via the circuit quantum electrodynamics (cQED) architecture, which are a 2D planar lithographic method and a 3D waveguide cavity method. The quantum processor refers to the entirety of the assembled components.
- 2D Planar Integration: The integration of qubits and resonators for 2D cQED is started via depositing superconducting films on silicon or sapphire substrates. Some typical superconducting films used are niobium (Nb), aluminum (Al), titanium nitride (TiN), and niobium nitride (NbN). Resonators (including readout resonators) are commonly defined in these superconducting films using coplanar waveguides, microstrips, coplanar striplines, or lumped element inductors and capacitors. Subsequently, superconducting qubits with Josephson junctions, such as the transmons, phase-qubits, or flux-qubits are also lithographically patterned via either electron-beam or optical lithography. Scaling up to larger quantum processors in this scheme requires a larger and larger chip to accommodate more resonators for coupling, more qubits, and more readout resonators. Using this 2D integration technique, processors up to 9 qubits have been devised in a linear chain, and 8 qubits in a latticed architecture. As the number of qubits in the 2D processor scales up, input-output (I/O) becomes increasingly challenging. In order to avoid crosstalk and integrate appropriate fan-out, technologies such as 3D integrated flip-chips, air-bridge crossovers, thru-silicon vias, and multi-layer lithography are required. As more and more of these different fabrication processes are required to scale up to larger quantum processors, the potential influence and degradation on the superconducting qubits increases rapidly. Therefore using these advanced fabrication techniques can lead to many different sources of decoherence in the qubits. For some of these processes, it could be necessary to perform them after Josephson junctions are lithographically defined. The impact and losses on Josephson junction based superconducting qubits after these processing steps are then a particular concern as to whether high coherence can continue to be preserved. Accordingly, this makes full-scale integration of a large system having a large number of qubits challenging.
- Embodiments include various features:
- 1) An array of vertical superconducting qubit chips is mounted to a silicon quantum bus plane and mounted to a separate qubit addressing and readout plane.
- 2) A quantum bus (QB) plane lithographically is defined on silicon which permits the coupling of quantum information among individual vertical superconducting qubit chips.
- 3) A readout (RO) plane couples each superconducting qubit chip's readout resonator to an integrated microwave bandwidth transmission line which follows onto a flexible circuit board thus connecting each superconducting qubit chip's readout resonator a coaxial connector for input/output (I/O).
- 4) Vertical superconducting qubit chips each contain a single superconducting qubit (also referred to as a tunnel junction, such as a Josephson junction) and on-chip readout resonator, designed in a way to effectively couple to the quantum bus plane and the readout plane. Each individual vertical superconducting qubit chip is designed to have a specific lithographically-defined coupling capacitance between the tunnel junction to the quantum bus plane on one end and between the readout resonator and the addressing transmission line of the readout plane on the other end.
- 5) All silicon elements are retained within a well-thermalized metal housing (e.g., copper) which provides mechanical support, alignment, and thermal contact.
- According to embodiments, the technique discussed herein is an approach for assembling the modular array of superconducting qubit chips into a scalable quantum processor, commensurate with latticed architectures for quantum error correction, such as the surface code.
- Now turning to the figures,
FIG. 1 is a schematic illustrating a transparent view of part of the modular array of vertically integrated superconducting qubit devices according to an embodiment.FIG. 1 shows a quantum bus plane 100, areadout plane 102, and superconducting vertical qubit chips 101. The superconductingvertical qubit chips 101 are also referred to as qubit dies, qubits, etc. Thereadout plane 102 and the quantum bus plane 100 sandwich the qubit chips 101 in between. -
FIG. 2 is a schematic illustrating a quantum bus plane design of the quantum bus plane 100 according to an embodiment. The quantum bus plane design illustrates a surface code example. The quantum bus plane 100 may be made of a semiconductor material as the substrate, such as, e.g., silicon, sapphire, etc. The semiconductor material hasinterconnect wiring 202 deposited on top of the semiconductor material. Theinterconnect wiring 202 is made of a superconducting material. - Superconducting material may be defined as a material that can conduct electricity or transport electrons from one atom to another with no resistance when the superconducting material has reached “critical temperature” (Tc), or the temperature at which the material becomes superconductive. Conducting electricity or transporting electrons from one atom to another with no resistance means that no heat, sound, or any other form of energy would be released from the material as understood by one skilled in the art.
- The quantum bus plane 100 connects each
individual qubit chip 101 viainterconnect wiring 202. Theinterconnect wiring 202 connects (e.g., capacitively) to eachsuperconducting qubit chip 101 installed in the quantum bus plane 100. Theinterconnect wiring 202 includescoupling bus resonators 205 positioned between each superconductingvertical qubit chip 101. Particularly, superconductingvertical qubit chips 101 are configured to couple together through thecoupling bus resonators 205. - To assist with securing and positioning superconducting
vertical qubit chips 101 on the quantum bus plane 100, the quantum bus plane 100 includes etchedrecesses 201 at the locations to insert each of the superconducting vertical qubit chips 101. The etched recesses 201 are pockets that individually fit the superconductingvertical qubit chips 101 into specific locations in the quantum bus plane 100. The etched recesses 201 in the quantum bus plane 100 help to define accurate capacitive coupling between the qubit chips 101 and theinterconnect wiring 202. The etched recesses 201 determine how deeply thevertical qubit chips 101 sit into the quantum buss plane 100 and thus determine the vertical separation between the capacitor pads on thequbit chip 101 and those on the quantum buss plane 100. The etched recesses 201 are etched into the semiconductor substrate of the quantum bus plane 100. Accurate vertical separation of these coupling pads is a prerequisite for achieving a precise coupling capacitance value. Thecoupling capacitor pad 404 is shown inFIG. 4 and the quantum bus plane 100 hascoupling pad 250 in front of eachetched recess 201. - For the sake of clarity and so as not to obscure
FIG. 2 , only two superconductingvertical qubit chips 101 are shown inFIG. 2 although it is understood that each row, e.g., rows 1-4, are filled with superconducting vertical qubit chips 101. One superconductingvertical qubit chip 101 is shown as a code superconducting vertical qubit chip inrow 1, and the other superconductingvertical qubit chip 101 is a syndrome superconducting vertical qubit chip inrow 2. In one implementation, each row may be filled with the same type of superconductingvertical qubit chip 101. For example,row 1 may be filled with code superconductingvertical qubit chips 101, whilerow 2 is filled with syndrome superconducting vertical qubit chips 101.Row 3 may be filled with code superconductingvertical qubit chips 101, whilerow 4 is filled with syndrome superconducting vertical qubit chips 101. Although only 4 rows are shown for the sake of illustration, it is contemplated that M numerous rows may be included on the quantum bus plane 100, where M is the last row. A code qubit stores quantum information for operation of the quantum processor. A syndrome qubit measures and extracts any errors in the system without corrupting the information present in the code qubit. These terms are commonly applied when discussing “surface code error correction.” - According to an embodiment,
FIG. 3 is a schematic illustrating thereadout plane 102 in an inverted view.FIG. 3 shows the backside of thereadout plane 102, and the backside faces the quantum bus plane 100 (not shown inFIG. 3 ). Thereadout plane 102 may be made of a semiconductor material as the substrate, such as, e.g., silicon, sapphire, etc. The semiconductor material has fan-outwiring 302 deposited on top of the semiconductor material. The fan-outwiring 302 may be made of a superconducting material. - The
readout plane 102 includes etchedrecesses 301 at locations to insert each of the superconducting vertical qubit chips 101. Eachetched recess 301 is a pocket that individually fits a single superconductingvertical qubit chip 101 into a specific location in thereadout plane 102, analogous to the etchedrecesses 201 in the quantum bus plane 100 inFIG. 2 . - The etched recesses 301 in the
readout plane 102 capacitively connect the superconductingvertical qubit chips 101 to the fan-outwiring 302 via the capacitor pads defined on the upper end of thevertical qubit chip 101 and on thereadout plane 102. At the upper end, thevertical qubit chip 101 hascoupling capacitor pad 401 as shown inFIG. 4 , while thereadout plane 102 has acoupling pad 350 in front of each etched recesses 301. - The fan-out
wiring 302 hastransmission lines 320. Eachtransmission line 320 individually connects to a single superconductingvertical qubit chip 101 in a one-to-one relationship. The etched recesses 301 serve both a mechanical purpose and an electrical purpose. Mechanically, theetched recesses 301 serve as a slot/pocket to insert each superconductingvertical qubit chip 101. Electrically, theetched recesses 301 align each superconductingvertical qubit chip 101 to anindividual transmission line 320 of the fan-outwiring 302. The fan-outwiring 302 individually couples to each superconductingvertical qubit chip 101. Also, the fan-outwiring 302 individually connects each superconductingvertical qubit chip 101 to aflexible circuit board 303. The fan-outwiring 302 does not affect quantum information on the superconducting vertical qubit chips 101. The fan-outwiring 302 connects the superconductingvertical qubit chips 101 to the outside environment (e.g., the 50 ohm (Ω) environment). Theflexible circuit board 303 individually connects each superconductingvertical qubit chip 101 to anindividual connector 304 via the fan-outwiring 302. Although theflexible circuit board 303 is shown as one implementation, it is contemplated that other type of circuit boards or electrical connections may be utilized. - The
connectors 304 individually connect the superconductingvertical qubit chips 101 to external electronics (not shown). Theconnectors 304 may be microwave connectors in which microwave signals may be input and qubit states can be read. Eachconnector 304 has a one-to-one relationship to a single superconductingvertical qubit chip 101 on thereadout plane 102, such that each superconductingvertical qubit chip 101 is individually addressable through asingle connector 304, through theflexible circuit board 303, through the fan-outwiring 302, aparticular transmission line 320, and through an individualetched recess 301. In one implementation, theconnectors 304 may coaxial cable connectors configured to connect to coaxial cables. Although not shown so as not to obscureFIG. 3 , it is understood that conductive wiring runs through theflexible circuit board 303 and that wiring connects theflexible circuit board 303 to eachrespective connector 304 as understood by one skilled in the art. The conductive wiring of theflexible circuit board 303 may be made of superconducting or normal material. -
FIG. 4 is a schematic of an example superconductingvertical qubit chip 101 according to an embodiment. Various details of the superconductingvertical qubit chips 101 are shown inFIG. 4 . The superconductingvertical qubit chips 101 may have a substrate made of a semiconductor material, such as, e.g., silicon, sapphire, etc. Eachqubit chip 101 is an integrated circuit. Conductive material is deposited and patterned on the substrate of the superconductingvertical qubit chips 101 to form the integrated circuit. The superconductingvertical qubit chips 101 are not a monolithic wafer. Rather, the superconductingvertical qubit chips 101 are formed from a wafer (substrate) diced into individual qubit dies. Each diced superconductingvertical qubit chip 101 includes acoupling capacitor pad 401. Thecoupling capacitor pad 401 is a capacitor that capacitively couples each superconductingvertical qubit chip 101 to thereadout plane 102 via the fan-outwiring 302, when the superconductingvertical qubit chip 101 is inserted in itsetched recess 201. Accordingly, on one end of the superconductingvertical qubit chip 101, that end is electrically connected to thereadout plane 102 through thecoupling capacitor pad 401 andcoupling pad 350 on thereadout plane 102. It is noted that, forcoupling capacitor pads coupling capacitor pads - Additionally, each superconducting
vertical qubit chip 101 includescoupling capacitor pads 404. Thecoupling capacitor pads 404 form a capacitor, and between the twocoupling capacitor pads 404 is a tunnel junction 403 (sometimes called the qubit), such as, e.g., a Josephson junction. Thecoupling capacitor pads 404 form a capacitor that capacitively couples to the quantum bus plane 100 via the interconnectingwiring 202. Accordingly, on the opposite end to thecoupling capacitor pad 401, the opposite end is electrically connected to the quantum bus plane 100 through thecoupling capacitor pads 404. - The superconducting
vertical qubit chip 101 includesreadout resonator 402. Thereadout resonator 402 is configured with a resonance frequency designed to read the state of thequbit tunnel junction 403. Thereadout resonator 402 is positioned between thecoupling capacitor pad 401 and thecoupling capacitor pads 404. Thereadout resonator 402 is formed of conductive material that connects thecoupling capacitor pad 401 and thecoupling capacitor pads 404. The conductive material is a superconducting material, which forms the circuit. - The superconducting
vertical qubit chip 101 includes aground plane 405 surrounding the circuit of thecoupling capacitor pad 401, thecoupling capacitor pads 404, and thereadout resonator 402. The material of the substrate separates theground plane 405 from the circuit. - According to an embodiment, an assembly and packaging technique for the modular array of vertically integrated
superconducting qubit chips 101 is discussed below inFIGS. 5A, 5B, 5C, 5D, 5E, and 5F .FIG. 5A illustrates part of anassembly 500. Theassembly 500 has acopper block 502. Thecopper block 502 includes areadout plane slot 503. Thereadout plane 102 is to be inserted into thereadout plane slot 503 as discussed further below. Although acopper block 502 is illustrated, theblock 502 may be made of other materials. Theblock 502 can be constructed of a variety of materials provided they give high thermal conductivity. Examples other than copper include brass, sapphire, silicon, silver, aluminum, and/or niobium. - Assembly combs 520A and 520B are utilized to orient alignment of the superconducting
vertical qubit chips 101 for assembly with the readout plane 102 (in the etched recesses 201) and quantum bus plane 100 (in the etched recesses 301) within thecopper block 502. Both assembly combs 520A and 520B have teeth with predefined spacing. For example, theassembly comb 520A hasteeth 525A and theassembly comb 520B hasteeth 525B. In one implementation, the spacing of theteeth 525A is larger than the spacing of theteeth 525B, and the spacing of theteeth - The
copper block 502 includesassembly slots assembly comb 520A is inserted into theassembly slot 501A, and theassembly comb 520B is inserted into theassembly slot 501B. One assembly slot is positioned higher than the other assembly slot such that the assembly combs 520A and 520B define the desired alignment slots where they cross over and under each other but do not interfere with each other when inserted into theirrespective assembly slots -
FIG. 5B is a schematic of theassembly 500 showing the assembly combs 520A and 520B in place within thecopper block 502 according to an embodiment.Slots 525 are formed by the intersection of the assembly combs 520A and 520B while in thecopper block 502. Theslots 525 are utilized to orient the superconductingvertical qubit chip 101. In particular, theslots 525 are formed by the spacing of theteeth slots 525 can accommodate the size of the superconducting vertical qubit chips 101. In one implementation, the spacing of theslots 525 may be about 5 millimeters (mm) in the x-axis and may be about 5 mm in the y-axis. In one implementation, each superconductingvertical qubit chip 101 may have approximate dimensions of 8 mm tall by 2 mm wide by 0.7 mm thick. - Also, to accommodate the size of the superconducting
vertical qubit chips 101, theetched recesses -
FIG. 5C is a schematic of theassembly 500 showing an abbreviated view inside the copper block 502 (not shown) which is part of a housing 550 (shown inFIG. 5F ) according to an embodiment. InFIG. 5C , the abbreviated view omits certain elements in order to simplify theassembly 500 for better understanding. The walls of thehousing copper block 502 are removed, and only acopper base 530 of thehousing 550 is shown. The quantum bus plane 100 is attached to and/or positioned on thecopper base 530. The intersecting assembly combs 520A and 520B are in place (within the copper block 502) forming theslots 525. Aligned through theslots 525, a few example superconductingvertical qubit chips 101 are installed into (theetched recesses 201 in) the quantum bus plane 100. Theslots 525 directly align to individual etchedrecesses 201 below and provide a guide during installation of the superconducting vertical qubit chips 101. -
FIG. 5D is a schematic of theassembly 500 showing a transparent view into thecopper block 502 according to an embodiment.FIG. 5D shows thereadout plane 102 installed into thecopper block 502 and extending outside of thecopper block 502 through readoutplane housing slot 585. In one implementation, the quantum bus plane 100 fits into the bottom of thecopper block 502. In another implementation, thecopper block 502 may sit on top of the quantum bus plane 100. The superconductingvertical qubit chips 101 are sandwiched between thereadout plane 102 and the quantum bus plane 100, and the ends of the superconductingvertical qubit chips 101 fit into theetched recesses readout plane 102, respectively. For simplicity and ease of understanding, only a few superconductingvertical qubit chips 101 are shown inFIG. 5D . Also, so as not to obscureFIG. 5D , the assembly combs 520A and 520B are not shown in this figure. - A
board clamp 555 holds and attaches to portion of thereadout plane 102 extending outside of the housing. Theboard clamp 555 holds and attaches thereadout plane 102 to theflexible circuit board 303. Outside of thehousing 550, theconnectors 304 are on arigid circuit board 330 and connected to theflexible circuit board 303. Thecircuit board 330 comprises circuits (not shown) individually connecting eachconnector 304 to an individual circuit within theflexible circuit board 303, as understood by one skilled in the art. -
FIG. 5E is a schematic of theassembly 500 showing a view underneath thehousing 500 according to an embodiment. Thecopper base 530 of the housing is removed.FIG. 5E allows the bottom of the quantum bus plane 100 to be viewed. -
FIG. 5E also shows thatwire bonds 578 connect thereadout plane 102 to theboard clamp 555. Thesewire bonds 578 create an electrical connection between the fan-outwiring 302 on thereadout plane 102 and the conductors (of whatever type) on theflexible circuit board 303. Although it possible to mechanically bond theflexible circuit board 303 directly to thesilicon readout plane 102, those two items, however, have extremely different thermal expansion coefficients which may cause the connections to break over time.Wire bonds 578 being flexible permit long-term reliability over many thermal cycles. In one implementation, the two readout planes are to be made of the same material so any dimensional changes from thermal expansion are the same for both planes. -
FIG. 5F is a schematic of theassembly 500 according to an embodiment.FIG. 5F shows that apusher block 570 pushes thereadout plane 102 firmly against the superconducting vertical qubit chips 101. Thepusher block 570 is spring loaded. The constant pressure of thepusher block 570 ensures that the superconductingvertical qubit chips 101 stay in the etchedrecesses pusher block 570 is caused by aspring mechanism 575 attached to atop cap 582 of thehousing 550. - As can be seen in
FIG. 5F , thehousing 550 is an enclosure. Thehousing 550 may be made of copper, silver, brass, silicon, sapphire, aluminum, and/or niobium. Thehousing 550 includes thecopper block 502, thecopper base 530, thepusher block 570, and thetop cap 582. - In one implementation, the assembly combs 520A and 520B may remain in the
copper block 502 after the superconductingvertical qubit chips 101 have been installed (i.e., inserted into theetched recesses readout planes 100 and 102, respectively). In another implementation, the assembly combs 520A and 520B may be removed from thecopper block 502 after installing the superconductingvertical qubit chips 101, such that the assembly combs 520A and 520B are not in thehousing 550. - For ease of understanding, sub-headings are provided below. The sub-headings are meant for explanation purposes and not limitation.
- Standardized Fabrication of Elements:
- Each of the discussed silicon elements, such as, e.g., the quantum bus plane 100, superconducting
vertical qubit chips 101, andreadout plane 102, use well-established lithographic technology that is time tested in the superconducting qubit community and thus understood by one skilled in the art. In one embodiment, the materials are standardized to niobium for the resonator and transmission line elements; the materials are aluminum and native aluminum oxide for the qubit junction fabrication (i.e., the qubit tunnel junction 403) via standard double-angle evaporation. All lithography may be performed on high-resistivity silicon wafers with established loss parameters appropriate for qubit technology, as understood by one skilled in the art. - The
readout resonator 402 is in on thevertical qubit chip 101, and transmission line elements are any other wiring on the quantum buss plane 100, thequbit chip 101, and thereadout plane 102. In one implementation, thereadout resonators 402 may be of a different material than the wiring. In another implementation, thereadout resonators 402 and wiring may be fabricated from a variety of all the same materials. In yet another implementation, thereadout resonators 402 and various different portions of the wiring may be fabricated from a variety of different materials for each sub-category of function. - Complete assembly of a scalable quantum processor with N qubits (i.e., N qubit chips 101) is achieved without resorting to any multi-level lithography, inserted ground planes, cross-overs, or thru-silicon-vias (TSVs). Using current standard lithographic techniques, embodiments allow the straightforward integration of N=100 to 1000 superconducting
vertical qubit chips 101, taking up a space roughly the size of a deck of playing cards (e.g., 2.5×3.5 inches or 64×89 mm). - Design of Individual Qubit Chips and Coupling Capacitance Choices:
- From electromagnetic simulations for reasonable parameters of
qubit tunnel junctions 403,readout resonators 402, and quantum bus planes 100, it is possible to achieve the desired precise coupling capacitance values with the geometry described herein. - Each individual superconducting
vertical qubit chip 101 contains a capacitor (i.e., coupling capacitor 404) that couples signal to the quantum bus traces (i.e., interconnect wiring 202) on the quantum bus plane 100. The capacitor (coupling capacitor 404) provides coupling that is appropriate for a specific universal two-qubit entangling gate. The capacitor is formed by an electrode on the lower end of thevertical qubit chip 101 which couples to electrodes on the quantum buss plane 100. The approximate range in this implementation for the capacitor value is around 7 to 5 femto Farads. The interconnection between the superconductingvertical qubit chip 101 and the etched recesses 201 (pocket) in the quantum bus plane 100 is designed to minimize stray coupling between the qubit signals andground plane 405. - On the other end of the superconducting
vertical qubit chip 101, the interconnection with thereadout plane 102 creates a specific capacitance between thereadout resonator 402 and the control transmission line 320 (of the fan-out wiring 302) such that thereadout resonator 402 has a well-defined quality factor and permits a high fidelity readout. This capacitor (i.e., coupling capacitor pad 401) is formed by an electrode on the superconducting vertical qubit chip 101 (qubit die) which couples to an electrode (a portion of the control transmission line 320) on thereadout plane 102. The approximate value of this capacitor in this implementation is around 5 to 7 femto Farads, for example. - Each superconducting
vertical qubit chip 101 is metalized on the backside with superconductor material to control stray coupling and other electric fields within theprocessor housing 550. The backside of the superconductingvertical qubit chip 101 is opposite the circuit of thecoupling capacitor pad 401, thecoupling capacitor pads 404, and thereadout resonator 402 on the front side. - Note that all capacitor values and uncertainty are determined by lithographic feature sizes and depth of etches. These values are easily changed and provide for sufficient accuracy for the circuit tolerances required for embodiments.
- Design of Quantum Bus Plane:
- The fabrication process of the quantum bus plane 100 can begin with standard 2D integration techniques. In one implementation, niobium is electro-sputtered onto a
silicon substrate 590. Multiple masks, having the quantum bus designs and having the etched recesses 201 (pockets) where qubit chips 101 are to be mounted, may be used for reactive ion etching (RIE) of the niobium. The quantum bus design mask defines thecoupling bus resonators 205 which couple quantum information among the superconducting vertical qubit chips 101. The pocket mask (for making the etched recesses 201) defines the locations to etch down into the silicon for the individual superconductingvertical qubit chips 101 to be mounted. The process for the pocket mask etch may be similar to most 3D integration schemes, except in this case the sputtered niobium is used as a hardmask to first define the pockets (i.e., etched recesses 201). Definition of the pocket (i.e., etched recess 201) in thesilicon substrate 590 can be achieved using a deep silicon dry etch process, reactive ion etching (RIE), or a wet chemistry (tetramethyl ammonium hydroxide (TMAH)). - The pockets (i.e., etched recesses 201) of the quantum bus plane 100 are arranged in a grid structure where successive rows are offset, one corresponding to superconducting vertical code qubit chips, and the other row corresponding to superconducting vertical syndrome qubits chips 101 for error detection via measurement. Each qubit chip pocket (i.e., etched recess 201) is arranged to couple to two
coupling bus resonators 205 defined on the quantum bus plane 100 in one implementation. Note that this arrangement is not the only way to realize the surface code, as one can also couple either three or fourcoupling bus resonators 205 to a single superconductingvertical qubit chip 101 in another implementation. Location accuracy of the qubit chip pockets (etched recesses 201 (includingetched recesses 301 in readout plane 102) is determined by the lithography and depth accuracy as determined by the etch time. The pockets are formed with a chamfered or bell-mouthed opening to allow easy insertion of each superconducting vertical qubit chip 101 (qubit die). - Depending on results from scaling to larger N (i.e., a larger amount of superconducting vertical qubit chips 101), the quantum bus plane 100 may be admissible to more integration techniques such as TSVs for chip-mode reduction. The nuance here is that no Josephson junctions (qubits) 403 need to be defined in this quantum bus plane 100, so there would be minimal effect on qubit coherence with further integration of the quantum bus plane 100.
- Design of Readout Plane:
- The
readout plane 102 starts off similar to the quantum bus plane 100, with niobium conductors etched lithographically on asilicon substrate 595.Co-planar transmission lines 320 are patterned on thereadout plane 102 in a fan-out configuration (i.e., fan-out wiring 302) so as to bring external signals into and out of each superconductingvertical qubit chip 101. Thesetransmission lines 320 are defined in a coplanar waveguide, and support 50Ω microwave driving of both readout and qubit control signals. - All these
transmission lines 320 meander through thereadout plane 102 terminating on one edge inwire bond pads 370. Thewire bond pads 370 are on the extreme right end of the fan-outwiring 302. Similar to the quantum bus plane, pockets (i.e., etched recesses 301) in thereadout plane 102 are likewise defined via deep etching into thesilicon substrate 595 of thereadout plane 102, in corresponding locations as theetched recesses 201 in the quantum bus plane 100 so as to accept the mounting of the individual superconducting vertical qubit chips 101. These pockets (i.e., etched recesses 301) may be chamfered or otherwise bell-mouthed for ease of assembly and locating of structure. - The microwave signals for control and readout are carried off the
readout plane 102 viawire bonds 578 to theflexible circuit board 303 which conducts to other transmission lines embedded in a separaterigid circuit board 330 populated withconnectors 304 leading to external components. - Ground Planes in Quantum Bus Plane and Readout Plane Pockets:
- After etching qubit chip pockets (etched
recesses 201, 301) in both the quantum bus andreadout planes 100 and 102 respectively, these pockets (etchedrecesses 201, 301) are coated with niobium via sputtering to form continuous ground plane. These ground planes are designed to mate to the ground planes 405 that exist on the extreme ends of each superconductingvertical qubit chip 101 to form a continuous electrostatic ground between the quantum bus andreadout planes 100 and 102, respectively; the continuous electrostatic ground between the quantum bus and readout planes 100 and 102 (respectively) serves to (1) further isolate each qubit site (i.e., locations of etchedrecesses 201, 301) from spurious modes, (2) isolate each qubit site (i.e., locations of etchedrecesses 201, 301) from adjacent qubit superconductingvertical qubit chips 101, and (3) eliminate unwanted cross-talk coupling between superconducting vertical qubit chips 101. - Assembly of Modular Array Elements:
- 1. Each individual superconducting
vertical qubit chip 101 is located by anetched recess 201 formed in the quantum bus plane 100 and anetched recess 301 formed thereadout plane 102. In one implementation, theetched recesses silicon substrates - 2. Each individual superconducting
vertical qubit chip 101 is chosen for desirable electrical characteristics such as transition frequency. In some cases the syndrome qubits might be more strongly coupled to the readout wiring to enhance signal-to-noise. This would reduce coherence times on the syndrome qubits which does not in any way degrade the quantum information in the code qubits. - 3. A pair of crossed assembly combs 520A and 520B is mounted to the outer housing of the
copper block 502 in order to temporarily provide alignment for the superconducting vertical qubit chips 101 (as shown inFIG. 5A ). The assembly combs 520A and 520B create a series of alignment slots 525 (as shown inFIG. 5B ) to orient the superconductingvertical qubit chips 101 which are inserted vertically from above. The superconductingvertical qubit chips 101 key into theetched recesses 201 in the quantum bus plane 100 (as shown in 5C) and are thereby (automatically) oriented to key into the correspondingetched recesses 301 in the readout plane 102 (as shown inFIG. 5D ). Thereadout plane 102 is inserted from the side viareadout plane slot 503.FIG. 5E depicts theassembly 500 from below and shows the assembled components with the assembly combs 520A and 520B omitted. Once assembled, the vertical organization of the superconductingvertical qubit chips 101 constrained (and sandwiched) between the two silicon quantum bus and readout planes 100 and 102 (respectively) is maintained with pressure applied by thepusher block 570. Thepusher block 570 is spring-loaded from above via thesprings 575 pressed down by the top cap 582 (as shown inFIG. 5F ). - Expandable, Scalable and Replaceable Array:
- The figures associated with embodiments show a fourteen qubit chip array but the number of superconducting
vertical qubit chips 101 can be expanded to any arbitrary number (N). All that is required is that the quantum bus plane 100 should be enlarged and the niobium wiring be replicated at all qubit sites (i.e., locations at theetched recesses 201 to accommodate superconducting vertical qubit chips 101) as needed. Thereadout plane 102 can support manysignal transmission lines 320 interleaved between each qubit site (i.e., locations at theetched recesses 301 to accommodate superconducting vertical qubit chips 101) to bring the signals to one edge and may require integration of dielectric cross-overs to reduce crosstalk if desired. Moreover, the further integration of thereadout plane 102 and quantum bus planes 100 is a minimal issue as it will neither directly affect the qubit chip fabrication process nor the qubit coherence performance. - According to embodiments, the
assembly 500 includes the desirable feature that each superconductingvertical qubit chip 101 may be hand-selected for the correct electrical characteristics; any member of the array of superconductingvertical qubit chips 101 may be individually replaced at any time if the qubit chip's performance degrades for any reason during operation. Replacement of the superconductingvertical qubit chip 101 can be accomplished without removingwire bonds 578 and/or without having to unsolder any components. - Embodiments provide a clear separation of fabrication processing steps and avoid the need for all N qubit and circuit parameters to meet specification on a single superconducting
vertical qubit chip 101.Qubit chips 101 from multiple different fabrication runs can be combined in this type of quantum processor so that parameters such as transition frequency may be easily tailored without having to achieve a full range of accurate parameters on one silicon wafer in just one fabrication run.Individual qubit chips 101 may be chosen from various different fabrication runs (wafers) and combined in the processor assembly. - As understood by one skilled in the art, microwave signals are applied to the
qubit chip 101 via the readout lines to excite it into a defined state. After some later time the state of the qubits can be then read out by interrogating them at some other microwave frequency, again via the readout lines. -
FIG. 6 is amethod 600 of configuring anassembly 500 for a quantum computing device according to an embodiment. Reference can be made to the figures discussed herein. - At block 605, the quantum bus plane 100 having a first set of
recesses 201 are provided, as depicted inFIG. 2 . - At block 610, the quantum bus plane 100 is positioned in the
block 502, on top of thecopper base 530, as seen inFIG. 5D . The alignment combs 520A and 520B are installed in thecopper block 502 and fixed in place, creating a series of precisely aligned slots 535 to accept the qubit chips 101, as seen inFIG. 5B . - At
block 615, a plurality of superconductingvertical qubit chips 101 are placed/installed in theblock 502, each of the plurality ofqubit chips 101 has a first end positioned in the first set of recesses 201 (as shown inFIG. 5C ). The plurality ofqubit chips 101 extend vertically in a lengthwise direction by being positioned in the first set ofrecesses 201 and in theslots 525 created by the alignment combs. The set ofrecesses 201 holds the lower end of the plurality ofqubit chips 101 in the quantum bus plane 100. The first end of the plurality ofqubit chips 101 is opposite the second end. - At
block 620, thereadout plane 102 with itsrecesses 301 is then installed into thecopper block 502 such that therecesses 301 in thereadout plane 102 are positioned to accept the upper end (i.e., second end) of the plurality of all the qubit chips 101 which have been aligned by theslots 525 created by both alignment combs 520A, 520B. Thereadout plane 102 thus drops down over the ends of the qubit dies 101 a distance equal to the depth of the recesses in thereadout plane 301 and the precise mechanical alignment of all the electrical circuit elements is achieved in all three axes simultaneously. At this point the alignment combs 520A and 520B may either be left in place or may be removed. - The quantum bus plane 100 comprises a
substrate 590 withinterconnect wiring 202 on top of thesubstrate 590, and theinterconnect wiring 202 connects the plurality ofqubit chips 101 via a plurality ofcoupling bus resonators 205. Thereadout plane 102 comprises asubstrate 595 with fan-outwiring 302 on top of thesubstrate 595, and the fan-outwiring 302 individually connects each of the plurality ofqubit chips 101 to acircuit board 330. Thecircuit board 330 individually connects each of the plurality ofqubit chips 101 to a plurality ofconnectors 304 in a one-to-one relationship. Theblock 502 is configured to receive afirst assembly comb 520A and asecond assembly comb 520B to form an intersection, and the intersection of the first and second assembly combs 520A, 520B form a plurality ofslots 525 for individually accepting the plurality of qubit chips 101. The plurality ofslots 525 mechanically holds the plurality ofqubit chips 101 in a vertical position. -
FIG. 7 is amethod 700 of configuring anassembly 500 for a quantum computing device according to an embodiment. Reference can be made to the figures discussed herein. - At block 705, the following parts are assembled:
copper base 530 andcopper block 502. - At block 710 the quantum buss plane 100 is installed into the
copper block 502 such that the quantum buss plane 100 rests on top of thecopper base 530, and the quantum bus plane 100 has a set of recesses 201 (thereadout plane 102 has a different set of recesses 301). Then, the assembly combs 520A and 520B are installed and fixed into thecopper block 502 thereby creatingalignment slots 525. - At
block 715, a plurality ofqubit chips 101 are installed in theblock 502, where each of the plurality ofqubit chips 101 has a first end positioned in the first set ofrecesses 201 using thealignment slots 525 created by the assembly combs 520A, 520B to guide the qubit chips 101 into the correct locations. Thehousing 550 includes a readoutplane housing slot 585. At block 720, thereadout plane 102 is installed into theslot 585 and therecesses 301 in thereadout plane 102 accept the upper ends (i.e., second end) of the plurality of all the qubit chips 101 which have been put in the correct locations by the alignment combs 520A, 520B such that thereadout plane 102 drops over all of them (qubit chips 101) simultaneously. The bell-mouthed nature of therecesses 301 in thereadout plane 102 assists in the final locating of the ends of the qubit dies 101 into therecesses 301. Thereadout plane 102 extends through the readoutplane housing slot 585 to connect to thecircuit board 330, and thecircuit board 330 connects to a plurality ofconnectors 304. - The
housing 550 includes a pushing mechanism configured to apply pressure to thereadout plane 102, and the pressure applied to thereadout plane 102 forces the plurality ofqubit chips 101 to the quantum bus plane 100. The pushing mechanism comprises: apusher block 570 positioned on top of thereadout plane 102, and aspring mechanism 575 pressing downward against thepusher block 570. The top part (top cap 582) of thehousing 550 applying a compression force to thespring mechanism 575 from above. - It will be noted that various microelectronic device fabrication methods may be utilized to fabricate the components/elements discussed herein as understood by one skilled in the art. In semiconductor device fabrication, the various processing steps fall into four general categories: deposition, removal, patterning, and modification of electrical properties.
- Deposition is any process that grows, coats, or otherwise transfers a material onto the wafer. Available technologies include physical vapor deposition (PVD), chemical vapor deposition (CVD), electrochemical deposition (ECD), molecular beam epitaxy (MBE) and more recently, atomic layer deposition (ALD) among others.
- Removal is any process that removes material from the wafer: examples include etch processes (either wet or dry), and chemical-mechanical planarization (CMP), etc.
- Patterning is the shaping or altering of deposited materials, and is generally referred to as lithography. For example, in conventional lithography, the wafer is coated with a chemical called a photoresist; then, a machine called a stepper focuses, aligns, and moves a mask, exposing select portions of the wafer below to short wavelength light; the exposed regions are washed away by a developer solution. After etching or other processing, the remaining photoresist is removed. Patterning also includes electron-beam lithography.
- Modification of electrical properties may include doping, such as doping transistor sources and drains, generally by diffusion and/or by ion implantation. These doping processes are followed by furnace annealing or by rapid thermal annealing (RTA). Annealing serves to activate the implanted dopants.
- The flowchart and block diagrams in the Figures illustrate the architecture, functionality, and operation of possible implementations of systems, methods, and computer program products according to various embodiments of the present invention. In this regard, each block in the flowchart or block diagrams may represent a module, segment, or portion of instructions, which comprises one or more executable instructions for implementing the specified logical function(s). In some alternative implementations, the functions noted in the block may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems that perform the specified functions or acts or carry out combinations of special purpose hardware and computer instructions.
Claims (25)
1. An assembly for a quantum computing device, comprising:
a quantum bus plane including a first set of recesses;
a readout plane including a second set of recesses;
a block positioned to hold the readout plane opposite the quantum bus plane, such that the first set of recesses opposes the second set of recesses; and
a plurality of qubit chips each having a first end positioned in the first set of recesses and having a second end positioned in the second set of recesses.
2. The assembly of claim 1 , wherein the plurality of qubit chips extend vertically in a lengthwise direction by being positioned in both the first set of recesses and the second set of recesses.
3. The assembly of claim 1 , wherein the first set of recesses holds the first end of the plurality of qubit chips in the readout plane; and
wherein the second set of recesses holds the second end of the plurality of qubit chips in the quantum bus plane.
4. The assembly of claim 1 , wherein the first end of the plurality of qubit chips is opposite the second end.
5. The assembly of claim 1 , wherein the block is made of a superconducting material.
6. The assembly of claim 1 , wherein the quantum bus plane comprises a substrate with interconnect wiring on top of the substrate, the interconnect wiring connecting the plurality of qubit chips via a plurality of coupling bus resonators.
7. The assembly of claim 1 , wherein the readout plane comprises a substrate with fan-out wiring on top of the substrate, the fan-out wiring individually connecting each of the plurality of qubit chips to a circuit board.
8. The assembly of claim 7 , wherein the circuit board individually connects each of the plurality of qubit chips to a plurality of connectors in a one-to-one relationship.
9. The assembly of claim 1 , wherein the block is configured to receive a first assembly comb and a second assembly comb to form an intersection, the intersection of the first and second assembly combs forming a plurality of slots for individually accepting the plurality of qubit chips.
10. The assembly of claim 9 , wherein the plurality of slots mechanically holds the plurality of qubit chips in a vertical position.
11. An assembly for a quantum computing device comprising:
a housing configured as an enclosure having a bottom part, a top part, and a block, the block connecting the top and bottom parts;
a quantum bus plane including a first set of recesses;
a readout plane including a second set of recesses, wherein the block is configured to position the readout plane opposite the quantum bus plane, such that the first set of recesses opposes the second set of recesses;
a plurality of qubit chips each having a first end positioned in the first set of recesses and having a second end positioned in the second set of recesses.
12. The assembly of claim 11 , wherein the housing includes a readout plane housing slot through which the readout plane extends.
13. The assembly of claim 12 , wherein the readout plane extends through the readout plane housing slot to connect to a circuit board, the circuit board connecting to a plurality of connectors.
14. The assembly of claim 11 , further comprising a pushing mechanism configured to apply pressure to the readout plane, the pressure applied to the readout plane forces the plurality of qubit chips to the quantum bus plane.
15. The assembly of claim 14 , wherein the pushing mechanism comprises:
a pusher block positioned on top of the readout plane, and
a spring mechanism pressing downward against the pusher block, the top part of the housing applying a compression force to the spring mechanism from above.
16. A method of configuring an assembly for a quantum computing device, the method comprising:
providing a quantum bus plane having a first set of recesses and a readout plane having a second set of recesses;
positioning the readout plane opposite the quantum bus plane in a block, such that the first set of recesses opposes the second set of recesses; and
installing a plurality of qubit chips in the block, each of the plurality of qubit chips having a first end positioned in the first set of recesses and having a second end positioned in the second set of recesses.
17. The method of claim 16 , wherein the plurality of qubit chips extend vertically in a lengthwise direction by being positioned in both the first set of recesses and the second set of recesses.
18. The method of claim 16 , wherein the first set of recesses holds the first end of the plurality of qubit chips in the readout plane; and
wherein the second set of recesses holds the second end of the plurality of qubit chips in the quantum bus plane; and
wherein the first end of the plurality of qubit chips is opposite the second end.
19. The method of claim 16 , wherein the quantum bus plane comprises a substrate with interconnect wiring on top of the substrate, the interconnect wiring connecting the plurality of qubit chips via a plurality of coupling bus resonators.
20. The method of claim 16 , wherein the readout plane comprises a substrate with fan-out wiring on top of the substrate, the fan-out wiring individually connecting each of the plurality of qubit chips to a circuit board; and
wherein the circuit board individually connects each of the plurality of qubit chips to a plurality of connectors in a one-to-one relationship.
21. The method of claim 16 , wherein the block is configured to receive a first assembly comb and a second assembly comb to form an intersection, the intersection of the first and second assembly combs forming a plurality of slots for individually accepting the plurality of qubit chips; and
wherein the plurality of slots mechanically hold the plurality of qubit chips in a vertical position.
22. A method of configuring an assembly for a quantum computing device, the method comprising:
providing a housing configured as an enclosure having a bottom part, a top part, and a block, the block connecting the top and bottom parts;
providing a readout plane having a first set of recesses and a quantum bus plane having a second set of recesses;
assembling the readout plane opposite the quantum bus plane in a block, such that the first set of recesses opposes the second set of recesses; and
installing a plurality of qubit chips in the block, each of the plurality of qubit chips having a first end positioned in the first set of recesses and having a second end positioned in the second set of recesses.
23. The method of claim 22 , wherein the housing includes a readout plane housing slot through which the readout plane extends; and
wherein the readout plane extends through the readout plane housing slot to connect to a circuit board, the circuit board connecting to a plurality of connectors.
24. The method of claim 22 , wherein the housing includes a pushing mechanism configured to apply pressure to the readout plane, the pressure applied to the readout plane forces the plurality of qubit chips to the quantum bus plane.
25. The method of claim 24 , wherein the pushing mechanism comprises:
a pusher block positioned on top of the readout plane, and
a spring mechanism pressing downward against the pusher block, the top part of the housing applying a compression force to the spring mechanism from above.
Priority Applications (11)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/737,707 US9524470B1 (en) | 2015-06-12 | 2015-06-12 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
US15/175,454 US9953269B2 (en) | 2015-06-12 | 2016-06-07 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
PCT/IB2016/053348 WO2016199029A1 (en) | 2015-06-12 | 2016-06-08 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
CN201680031421.8A CN107636699B (en) | 2015-06-12 | 2016-06-08 | Component for quantum computing equipment and configuration method thereof |
DE112016001769.3T DE112016001769B4 (en) | 2015-06-12 | 2016-06-08 | Arrangements for quantum data processing units and methods for their production |
GB1800083.6A GB2554627B (en) | 2015-06-12 | 2016-06-08 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
JP2017559058A JP6734873B2 (en) | 2015-06-12 | 2016-06-08 | Assembly for quantum computing device and method of constructing the same |
US15/347,160 US10169714B2 (en) | 2015-06-12 | 2016-11-09 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
US15/871,436 US10289960B2 (en) | 2015-06-12 | 2018-01-15 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
US15/871,443 US10304004B2 (en) | 2015-06-12 | 2018-01-15 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
US15/946,744 US10304005B2 (en) | 2015-06-12 | 2018-04-06 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/737,707 US9524470B1 (en) | 2015-06-12 | 2015-06-12 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/175,454 Division US9953269B2 (en) | 2015-06-12 | 2016-06-07 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
US15/347,160 Continuation US10169714B2 (en) | 2015-06-12 | 2016-11-09 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160364653A1 true US20160364653A1 (en) | 2016-12-15 |
US9524470B1 US9524470B1 (en) | 2016-12-20 |
Family
ID=57503171
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/737,707 Active US9524470B1 (en) | 2015-06-12 | 2015-06-12 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
US15/175,454 Active 2035-06-18 US9953269B2 (en) | 2015-06-12 | 2016-06-07 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
US15/347,160 Active 2035-06-22 US10169714B2 (en) | 2015-06-12 | 2016-11-09 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
US15/871,443 Active US10304004B2 (en) | 2015-06-12 | 2018-01-15 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
US15/871,436 Active US10289960B2 (en) | 2015-06-12 | 2018-01-15 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
US15/946,744 Active US10304005B2 (en) | 2015-06-12 | 2018-04-06 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
Family Applications After (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/175,454 Active 2035-06-18 US9953269B2 (en) | 2015-06-12 | 2016-06-07 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
US15/347,160 Active 2035-06-22 US10169714B2 (en) | 2015-06-12 | 2016-11-09 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
US15/871,443 Active US10304004B2 (en) | 2015-06-12 | 2018-01-15 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
US15/871,436 Active US10289960B2 (en) | 2015-06-12 | 2018-01-15 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
US15/946,744 Active US10304005B2 (en) | 2015-06-12 | 2018-04-06 | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
Country Status (6)
Country | Link |
---|---|
US (6) | US9524470B1 (en) |
JP (1) | JP6734873B2 (en) |
CN (1) | CN107636699B (en) |
DE (1) | DE112016001769B4 (en) |
GB (1) | GB2554627B (en) |
WO (1) | WO2016199029A1 (en) |
Cited By (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170186934A1 (en) * | 2015-12-24 | 2017-06-29 | Samsung Electronics Co., Ltd. | Multi-qubit device and quantum computer including the same |
US9755133B1 (en) * | 2016-03-03 | 2017-09-05 | The United States Of America As Represented By Secretary Of The Navy | Reconfigurable, tunable quantum qubit circuits with internal, nonvolatile memory |
US9836699B1 (en) * | 2015-04-27 | 2017-12-05 | Rigetti & Co. | Microwave integrated quantum circuits with interposer |
US20180013052A1 (en) * | 2015-07-23 | 2018-01-11 | Massachusetts Institute Of Technology | Qubit and Coupler Circuit Structures and Coupling Techniques |
US9893262B2 (en) | 2015-07-06 | 2018-02-13 | Rigetti & Co., Inc. | Lumped-element device for quantum information processing systems |
US9971970B1 (en) | 2015-04-27 | 2018-05-15 | Rigetti & Co, Inc. | Microwave integrated quantum circuits with VIAS and methods for making the same |
WO2018125026A1 (en) * | 2016-12-27 | 2018-07-05 | Intel Corporation | Superconducting qubit device packages |
US10079224B2 (en) | 2014-08-11 | 2018-09-18 | Massachusetts Institute Of Technology | Interconnect structures for assembly of semiconductor structures including at least one integrated circuit structure |
US20180314967A1 (en) * | 2015-10-29 | 2018-11-01 | Rami Barends | Removing leakage in a quantum bit |
US10121754B2 (en) | 2015-11-05 | 2018-11-06 | Massachusetts Institute Of Technology | Interconnect structures and methods for fabricating interconnect structures |
US20180365587A1 (en) * | 2015-12-16 | 2018-12-20 | Alireza Shabani BARZEGAR | Programmable universal quantum annealing with co-planar waveguide flux qubits |
US20190042963A1 (en) * | 2017-08-04 | 2019-02-07 | International Business Machines Corporation | Josephson junctions for improved qubits |
US10242968B2 (en) | 2015-11-05 | 2019-03-26 | Massachusetts Institute Of Technology | Interconnect structure and semiconductor structures for assembly of cryogenic electronic packages |
US10256206B2 (en) * | 2018-03-16 | 2019-04-09 | Intel Corporation | Qubit die attachment using preforms |
US20190171973A1 (en) * | 2017-12-01 | 2019-06-06 | International Business Machines Corporation | Automatic design flow from schematic to layout for superconducting multi-qubit systems |
US20190171784A1 (en) * | 2017-12-01 | 2019-06-06 | International Business Machines Corporation | Superconducting quantum circuits layout design verification |
US10319896B2 (en) * | 2017-06-29 | 2019-06-11 | Intel Corporation | Shielded interconnects |
US10381541B2 (en) | 2016-10-11 | 2019-08-13 | Massachusetts Institute Of Technology | Cryogenic electronic packages and methods for fabricating cryogenic electronic packages |
US10398031B2 (en) * | 2017-09-29 | 2019-08-27 | International Business Machines Corporation | Integrating Josephson amplifiers or Josephson mixers into printed circuit boards |
CN110249343A (en) * | 2016-12-29 | 2019-09-17 | 谷歌有限责任公司 | It reduces parasitic capacitance and is coupled to inductive coupler mode |
WO2019156759A3 (en) * | 2018-01-05 | 2019-09-26 | Yale University | Robust quantum logical gates |
US10431866B2 (en) * | 2017-09-15 | 2019-10-01 | International Business Machines Corporation | Microfabricated air bridges for planar microwave resonator circuits |
CN110431568A (en) * | 2017-03-13 | 2019-11-08 | 谷歌有限责任公司 | Integrated circuit component in the quantum calculation device of stacking |
US10540604B1 (en) | 2018-05-15 | 2020-01-21 | Rigetti & Co, Inc. | Operating a quantum processor having a three-dimensional device topology |
US10540602B2 (en) | 2015-02-27 | 2020-01-21 | Yale University | Techniques of oscillator control for quantum information processing and related systems and methods |
US20200035902A1 (en) * | 2018-07-27 | 2020-01-30 | International Business Machines Corporation | Quantum device with modular quantum building blocks |
CN110796256A (en) * | 2019-11-12 | 2020-02-14 | 合肥本源量子计算科技有限责任公司 | Quantum chip structure and preparation method |
US10658424B2 (en) | 2015-07-23 | 2020-05-19 | Massachusetts Institute Of Technology | Superconducting integrated circuit |
US10776709B2 (en) | 2016-11-10 | 2020-09-15 | Yale University | Generalized quantum channels |
US10811588B2 (en) | 2018-08-06 | 2020-10-20 | International Business Machines Corporation | Vertical dispersive readout of qubits of a lattice surface code architecture |
US10840428B2 (en) * | 2019-03-07 | 2020-11-17 | International Business Machines Corporation | Scalable quantum devices with vertical coaxial resonators |
WO2020252157A1 (en) * | 2019-06-11 | 2020-12-17 | D-Wave Systems Inc. | Input/output systems and methods for superconducting devices |
JP2021501461A (en) * | 2017-10-30 | 2021-01-14 | インターナショナル・ビジネス・マシーンズ・コーポレーションInternational Business Machines Corporation | Superconducting resonators that limit vertical connections in planar quantum devices |
US11106991B2 (en) | 2015-02-27 | 2021-08-31 | Yale University | Techniques for universal quantum control of quantum coherent states and related systems and methods |
US11121301B1 (en) * | 2017-06-19 | 2021-09-14 | Rigetti & Co, Inc. | Microwave integrated quantum circuits with cap wafers and their methods of manufacture |
US20210296559A1 (en) * | 2018-08-13 | 2021-09-23 | Oxford University Innovation Limited | Superconducting quantum computing circuit package |
US11263546B2 (en) | 2015-07-24 | 2022-03-01 | Yale University | Techniques of oscillator state manipulation for quantum information processing and related systems and methods |
US11276727B1 (en) | 2017-06-19 | 2022-03-15 | Rigetti & Co, Llc | Superconducting vias for routing electrical signals through substrates and their methods of manufacture |
CN114386610A (en) * | 2022-01-12 | 2022-04-22 | 北京百度网讯科技有限公司 | Quantum chip and construction method and construction device thereof |
WO2022031348A3 (en) * | 2020-06-01 | 2022-05-19 | The Regents Of The University Of California | System and method for superconducting silicon interconnect substrate with superconducting quantum processor |
US20220189922A1 (en) * | 2020-12-16 | 2022-06-16 | International Business Machines Corporation | Create a protected layer for interconnects and devices in a packaged quantum structure |
US20220199507A1 (en) * | 2020-12-22 | 2022-06-23 | International Business Machines Corporation | Multi-layered packaging for superconducting quantum circuits |
US20230056318A1 (en) * | 2017-10-05 | 2023-02-23 | Google Llc | Low footprint resonator in flip chip geometry |
WO2023152308A1 (en) * | 2022-02-11 | 2023-08-17 | Quantware Holding B.V. | Quantum computing apparatus with interposer and methods of fabrication and operation thereof, quantum computing apparatus comprising tantalum nitride and method of fabrication thereof |
US11812672B2 (en) | 2020-04-17 | 2023-11-07 | Samsung Electronics Co., Ltd. | Quantum computing device and system |
US11847534B2 (en) | 2018-08-31 | 2023-12-19 | D-Wave Systems Inc. | Systems and methods for operation of a frequency multiplexed resonator input and/or output for a superconducting device |
US11900185B2 (en) | 2018-01-22 | 2024-02-13 | 1372934 B.C. Ltd. | Systems and methods for improving performance of an analog processor |
WO2024062314A1 (en) * | 2022-09-23 | 2024-03-28 | International Business Machines Corporation | Edge capacitive coupling for quantum chips |
Families Citing this family (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10248491B1 (en) | 2015-05-29 | 2019-04-02 | Rigetti & Co, Inc. | Quantum computing in a three-dimensional device lattice |
US9524470B1 (en) | 2015-06-12 | 2016-12-20 | International Business Machines Corporation | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
US9985193B2 (en) | 2015-06-30 | 2018-05-29 | International Business Machines Corporation | Architecture for coupling quantum bits using localized resonators |
US10283696B2 (en) | 2015-06-30 | 2019-05-07 | International Business Machines Corporation | Architecture for coupling quantum bits using localized resonators |
WO2017214331A1 (en) * | 2016-06-07 | 2017-12-14 | D-Wave Systems Inc. | Systems and methods for quantum processor topology |
US9978020B1 (en) * | 2017-03-29 | 2018-05-22 | International Business Machines Corporation | Optimizing physical parameters in fault-tolerant quantum computing to reduce frequency crowding |
US10366340B2 (en) * | 2017-07-12 | 2019-07-30 | Northrop Grumman Systems Corporation | System and method for qubit readout |
US10235635B1 (en) | 2017-10-19 | 2019-03-19 | International Business Machines Corporation | Capacitively-shunted asymmetric DC-SQUID for qubit readout and reset |
US10068184B1 (en) * | 2017-10-27 | 2018-09-04 | International Business Machines Corporation | Vertical superconducting capacitors for transmon qubits |
US10446736B2 (en) | 2017-11-27 | 2019-10-15 | International Business Machines Corporation | Backside coupling with superconducting partial TSV for transmon qubits |
US11895931B2 (en) | 2017-11-28 | 2024-02-06 | International Business Machines Corporation | Frequency tuning of multi-qubit systems |
US10170681B1 (en) | 2017-11-28 | 2019-01-01 | International Business Machines Corporation | Laser annealing of qubits with structured illumination |
US10418540B2 (en) | 2017-11-28 | 2019-09-17 | International Business Machines Corporation | Adjustment of qubit frequency through annealing |
US10355193B2 (en) | 2017-11-28 | 2019-07-16 | International Business Machines Corporation | Flip chip integration on qubit chips |
US10347605B2 (en) * | 2017-11-28 | 2019-07-09 | International Business Machines Corporation | System and method for routing signals in complex quantum systems |
US10340438B2 (en) | 2017-11-28 | 2019-07-02 | International Business Machines Corporation | Laser annealing qubits for optimized frequency allocation |
US10305015B1 (en) | 2017-11-30 | 2019-05-28 | International Business Machines Corporation | Low loss architecture for superconducting qubit circuits |
US10263170B1 (en) | 2017-11-30 | 2019-04-16 | International Business Machines Corporation | Bumped resonator structure |
US11108380B2 (en) | 2018-01-11 | 2021-08-31 | Northrop Grumman Systems Corporation | Capacitively-driven tunable coupling |
WO2019173651A1 (en) * | 2018-03-07 | 2019-09-12 | PsiQuantum Corp. | Methods and devices for obtaining quantum cluster states with high fault tolerance |
US10165667B1 (en) | 2018-03-14 | 2018-12-25 | Microsoft Technologies Licensing, LLC | Computing system with superconducting and non-superconducting components located on a common substrate |
US11405115B2 (en) | 2018-03-23 | 2022-08-02 | PsiQuantum Corp. | Generation of entangled qubit states |
US10497746B1 (en) | 2018-05-25 | 2019-12-03 | International Business Machines Corporation | Three-dimensional integration for qubits on crystalline dielectric |
US10505096B1 (en) | 2018-05-25 | 2019-12-10 | International Business Machines Corporation | Three-dimensional integration for qubits on multiple height crystalline dielectric |
US11620561B2 (en) | 2018-05-30 | 2023-04-04 | Mark A. Novotny | Method and system for a quantum oracle to obtain the number of quantum ground states |
US10615223B2 (en) | 2018-06-12 | 2020-04-07 | International Business Machines Corporation | Vertical silicon-on-metal superconducting quantum interference device |
US10852366B2 (en) | 2018-06-26 | 2020-12-01 | Northrop Grumman Systems Corporation | Magnetic flux source system |
US10546992B2 (en) | 2018-06-28 | 2020-01-28 | International Business Machines Corporation | Buried electrode geometry for lowering surface losses in superconducting microwave circuits |
US10692010B2 (en) | 2018-07-20 | 2020-06-23 | Microsoft Technology Licensing, Llc | Form and fabrication of semiconductor-superconductor nanowires and quantum devices based thereon |
CN109376866B (en) * | 2018-09-17 | 2021-03-12 | 合肥本源量子计算科技有限责任公司 | Method and device for recording metadata and method and device for running quantum program |
JP7133842B2 (en) * | 2018-10-09 | 2022-09-09 | 国立研究開発法人科学技術振興機構 | Superconducting composite quantum computing circuit |
US10784431B2 (en) * | 2018-10-29 | 2020-09-22 | International Business Machines Corporation | Dielectric holder for quantum devices |
US10833240B2 (en) * | 2018-11-09 | 2020-11-10 | International Business Machines Corporation | Thermalization of cryogenic quantum circuits |
US10692795B2 (en) | 2018-11-13 | 2020-06-23 | International Business Machines Corporation | Flip chip assembly of quantum computing devices |
US11475347B1 (en) | 2018-11-21 | 2022-10-18 | PsiQuantum Corp. | Systems and methods for generating entanglement between qubits |
US11126062B1 (en) | 2018-11-21 | 2021-09-21 | PsiQuantum Corp. | Generation of entangled photonic states |
US11501198B1 (en) | 2019-01-22 | 2022-11-15 | PsiQuantum Corp. | Generation of an entangled photonic state from primitive resources |
US11088310B2 (en) | 2019-04-29 | 2021-08-10 | International Business Machines Corporation | Through-silicon-via fabrication in planar quantum devices |
US10984335B2 (en) * | 2019-06-17 | 2021-04-20 | International Business Machines Corporation | Superconducting interposer for the transmission of quantum information for quantum error correction |
US11288587B2 (en) | 2019-06-21 | 2022-03-29 | International Business Machines Corporation | Modular, frequency-flexible, superconducting quantum processor architecture |
TWI778409B (en) * | 2019-10-31 | 2022-09-21 | 國立研究開發法人科學技術振興機構 | Superconducting Composite Quantum Computing Circuit |
US11032935B1 (en) * | 2019-12-10 | 2021-06-08 | Northrop Grumman Systems Corporation | Support structure for a flexible interconnect of a superconductor |
US11556834B1 (en) * | 2019-12-16 | 2023-01-17 | Google Llc | Frequency placement for qubit readout resonators |
US11544613B2 (en) | 2019-12-26 | 2023-01-03 | International Business Machines Corporation | Controlling a quantum computing device based on predicted operation time |
US11621387B2 (en) | 2021-03-11 | 2023-04-04 | International Business Machines Corporation | Quantum device with low surface losses |
US11556835B1 (en) | 2021-11-29 | 2023-01-17 | Red Hat, Inc. | Distributed quantum computing systems |
CN115169569A (en) * | 2022-07-22 | 2022-10-11 | 北京百度网讯科技有限公司 | Superconducting quantum chip design method and device, electronic device and medium |
CN117474112B (en) * | 2023-12-20 | 2024-04-16 | 量子科技长三角产业创新中心 | Quantum chip parameter determining method and device, filtering regulation and control method and device |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2681288B2 (en) * | 1988-11-02 | 1997-11-26 | 富士通株式会社 | Superconducting device package |
EP0823734A1 (en) * | 1996-07-23 | 1998-02-11 | DORNIER GmbH | Josephson junction array device, and manufacture thereof |
US6784451B2 (en) * | 2001-12-18 | 2004-08-31 | D-Wave Systems Inc. | Multi-junction phase qubit |
AU2003216870A1 (en) * | 2002-03-21 | 2003-10-08 | National University Of Ireland Maynooth | Quantum cellular automata computing with endohedral fullerenes |
US7122837B2 (en) * | 2005-01-11 | 2006-10-17 | Apollo Diamond, Inc | Structures formed in diamond |
US7411187B2 (en) * | 2005-05-23 | 2008-08-12 | The Regents Of The University Of Michigan | Ion trap in a semiconductor chip |
US7932515B2 (en) * | 2008-01-03 | 2011-04-26 | D-Wave Systems Inc. | Quantum processor |
US7932514B2 (en) | 2008-05-23 | 2011-04-26 | International Business Machines Corporation | Microwave readout for flux-biased qubits |
US8659007B2 (en) | 2010-11-10 | 2014-02-25 | Microsoft Corporation | Coherent quantum information transfer between conventional qubits |
US8242799B2 (en) * | 2010-11-16 | 2012-08-14 | Northrop Grumman Systems Corporation | System and method for phase error reduction in quantum systems |
US8537245B2 (en) * | 2011-03-04 | 2013-09-17 | Hand Held Products, Inc. | Imaging and decoding device with quantum dot imager |
US8654019B2 (en) * | 2011-03-17 | 2014-02-18 | Lockheed Martin Corporation | Power aperture linearization |
US9379303B2 (en) | 2011-06-14 | 2016-06-28 | Glocbalfoundries Inc. | Modular array of fixed-coupling quantum systems for quantum information processing |
US8975912B2 (en) | 2012-07-30 | 2015-03-10 | International Business Machines Corporation | Multi-tunable superconducting circuits |
US9178154B2 (en) | 2012-10-09 | 2015-11-03 | D-Wave Systems Inc. | Quantum processor comprising a second set of inter-cell coupling devices where a respective pair of qubits in proximity adjacent unit cells crossed one another |
US20160104073A1 (en) * | 2012-12-05 | 2016-04-14 | The United States Of America As Represented By The Secretary Of Commerce | Radiation Suppression of Superconducting Quantum Bits Using a Conductive Plane |
US9177814B2 (en) * | 2013-03-15 | 2015-11-03 | International Business Machines Corporation | Suspended superconducting qubits |
US8872360B2 (en) | 2013-03-15 | 2014-10-28 | International Business Machines Corporation | Multiple-qubit wave-activated controlled gate |
US9219298B2 (en) * | 2013-03-15 | 2015-12-22 | International Business Machines Corporation | Removal of spurious microwave modes via flip-chip crossover |
US9350460B2 (en) * | 2013-04-23 | 2016-05-24 | Raytheon Bbn Technologies Corp. | System and method for quantum information transfer between optical photons and superconductive qubits |
US9524470B1 (en) | 2015-06-12 | 2016-12-20 | International Business Machines Corporation | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing |
-
2015
- 2015-06-12 US US14/737,707 patent/US9524470B1/en active Active
-
2016
- 2016-06-07 US US15/175,454 patent/US9953269B2/en active Active
- 2016-06-08 CN CN201680031421.8A patent/CN107636699B/en active Active
- 2016-06-08 JP JP2017559058A patent/JP6734873B2/en active Active
- 2016-06-08 GB GB1800083.6A patent/GB2554627B/en active Active
- 2016-06-08 WO PCT/IB2016/053348 patent/WO2016199029A1/en active Application Filing
- 2016-06-08 DE DE112016001769.3T patent/DE112016001769B4/en active Active
- 2016-11-09 US US15/347,160 patent/US10169714B2/en active Active
-
2018
- 2018-01-15 US US15/871,443 patent/US10304004B2/en active Active
- 2018-01-15 US US15/871,436 patent/US10289960B2/en active Active
- 2018-04-06 US US15/946,744 patent/US10304005B2/en active Active
Cited By (83)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10229897B2 (en) | 2014-08-11 | 2019-03-12 | Massachusetts Institute Of Technology | Multi-layer semiconductor structure and methods for fabricating multi-layer semiconductor structures |
US10418350B2 (en) | 2014-08-11 | 2019-09-17 | Massachusetts Institute Of Technology | Semiconductor structures for assembly in multi-layer semiconductor devices including at least one semiconductor structure |
US10079224B2 (en) | 2014-08-11 | 2018-09-18 | Massachusetts Institute Of Technology | Interconnect structures for assembly of semiconductor structures including at least one integrated circuit structure |
US10540602B2 (en) | 2015-02-27 | 2020-01-21 | Yale University | Techniques of oscillator control for quantum information processing and related systems and methods |
US11106991B2 (en) | 2015-02-27 | 2021-08-31 | Yale University | Techniques for universal quantum control of quantum coherent states and related systems and methods |
US9836699B1 (en) * | 2015-04-27 | 2017-12-05 | Rigetti & Co. | Microwave integrated quantum circuits with interposer |
US11574230B1 (en) | 2015-04-27 | 2023-02-07 | Rigetti & Co, Llc | Microwave integrated quantum circuits with vias and methods for making the same |
US9971970B1 (en) | 2015-04-27 | 2018-05-15 | Rigetti & Co, Inc. | Microwave integrated quantum circuits with VIAS and methods for making the same |
US10769546B1 (en) | 2015-04-27 | 2020-09-08 | Rigetti & Co, Inc. | Microwave integrated quantum circuits with cap wafer and methods for making the same |
US10068181B1 (en) | 2015-04-27 | 2018-09-04 | Rigetti & Co, Inc. | Microwave integrated quantum circuits with cap wafer and methods for making the same |
US9893262B2 (en) | 2015-07-06 | 2018-02-13 | Rigetti & Co., Inc. | Lumped-element device for quantum information processing systems |
US10658424B2 (en) | 2015-07-23 | 2020-05-19 | Massachusetts Institute Of Technology | Superconducting integrated circuit |
US10134972B2 (en) * | 2015-07-23 | 2018-11-20 | Massachusetts Institute Of Technology | Qubit and coupler circuit structures and coupling techniques |
US20180013052A1 (en) * | 2015-07-23 | 2018-01-11 | Massachusetts Institute Of Technology | Qubit and Coupler Circuit Structures and Coupling Techniques |
US11263546B2 (en) | 2015-07-24 | 2022-03-01 | Yale University | Techniques of oscillator state manipulation for quantum information processing and related systems and methods |
US11188849B2 (en) | 2015-10-29 | 2021-11-30 | Google Llc | Removing leakage in a quantum bit |
US20180314967A1 (en) * | 2015-10-29 | 2018-11-01 | Rami Barends | Removing leakage in a quantum bit |
US10217057B2 (en) * | 2015-10-29 | 2019-02-26 | Google Llc | Removing leakage in a quantum bit |
US10867258B2 (en) | 2015-10-29 | 2020-12-15 | Google Llc | Removing leakage in a quantum bit |
US10422607B2 (en) | 2015-10-29 | 2019-09-24 | Google Llc | Removing leakage in a quantum bit |
US10199553B1 (en) * | 2015-11-05 | 2019-02-05 | Massachusetts Institute Of Technology | Shielded through via structures and methods for fabricating shielded through via structures |
US10242968B2 (en) | 2015-11-05 | 2019-03-26 | Massachusetts Institute Of Technology | Interconnect structure and semiconductor structures for assembly of cryogenic electronic packages |
US10121754B2 (en) | 2015-11-05 | 2018-11-06 | Massachusetts Institute Of Technology | Interconnect structures and methods for fabricating interconnect structures |
US10396269B2 (en) | 2015-11-05 | 2019-08-27 | Massachusetts Institute Of Technology | Interconnect structures for assembly of semiconductor structures including superconducting integrated circuits |
US10657455B2 (en) * | 2015-12-16 | 2020-05-19 | Google Llc | Programmable universal quantum annealing with co-planar waveguide flux qubits |
US20180365587A1 (en) * | 2015-12-16 | 2018-12-20 | Alireza Shabani BARZEGAR | Programmable universal quantum annealing with co-planar waveguide flux qubits |
US11188843B2 (en) | 2015-12-16 | 2021-11-30 | Google Llc | Programmable universal quantum annealing with co-planar waveguide flux qubits |
US9882112B2 (en) * | 2015-12-24 | 2018-01-30 | Samsung Electronics Co., Ltd. | Multi-qubit device and quantum computer including the same |
US20170186934A1 (en) * | 2015-12-24 | 2017-06-29 | Samsung Electronics Co., Ltd. | Multi-qubit device and quantum computer including the same |
US9755133B1 (en) * | 2016-03-03 | 2017-09-05 | The United States Of America As Represented By Secretary Of The Navy | Reconfigurable, tunable quantum qubit circuits with internal, nonvolatile memory |
US10381541B2 (en) | 2016-10-11 | 2019-08-13 | Massachusetts Institute Of Technology | Cryogenic electronic packages and methods for fabricating cryogenic electronic packages |
US10586909B2 (en) | 2016-10-11 | 2020-03-10 | Massachusetts Institute Of Technology | Cryogenic electronic packages and assemblies |
US10776709B2 (en) | 2016-11-10 | 2020-09-15 | Yale University | Generalized quantum channels |
US20190273197A1 (en) * | 2016-12-27 | 2019-09-05 | Intel Corporation | Superconducting qubit device packages |
WO2018125026A1 (en) * | 2016-12-27 | 2018-07-05 | Intel Corporation | Superconducting qubit device packages |
CN109997156A (en) * | 2016-12-27 | 2019-07-09 | 英特尔公司 | The encapsulation of Superconducting Quantum position device |
US11569428B2 (en) * | 2016-12-27 | 2023-01-31 | Santa Clara | Superconducting qubit device packages |
CN110249343A (en) * | 2016-12-29 | 2019-09-17 | 谷歌有限责任公司 | It reduces parasitic capacitance and is coupled to inductive coupler mode |
CN110431568A (en) * | 2017-03-13 | 2019-11-08 | 谷歌有限责任公司 | Integrated circuit component in the quantum calculation device of stacking |
US11121301B1 (en) * | 2017-06-19 | 2021-09-14 | Rigetti & Co, Inc. | Microwave integrated quantum circuits with cap wafers and their methods of manufacture |
US11276727B1 (en) | 2017-06-19 | 2022-03-15 | Rigetti & Co, Llc | Superconducting vias for routing electrical signals through substrates and their methods of manufacture |
US11770982B1 (en) * | 2017-06-19 | 2023-09-26 | Rigetti & Co, Llc | Microwave integrated quantum circuits with cap wafers and their methods of manufacture |
US10319896B2 (en) * | 2017-06-29 | 2019-06-11 | Intel Corporation | Shielded interconnects |
US20190042963A1 (en) * | 2017-08-04 | 2019-02-07 | International Business Machines Corporation | Josephson junctions for improved qubits |
US10268968B2 (en) * | 2017-08-04 | 2019-04-23 | International Business Machines Corporation | Josephson junctions for improved qubits |
US10380494B2 (en) | 2017-08-04 | 2019-08-13 | International Business Machines Corporation | Josephson junctions for improved qubits |
US10431866B2 (en) * | 2017-09-15 | 2019-10-01 | International Business Machines Corporation | Microfabricated air bridges for planar microwave resonator circuits |
CN111149439A (en) * | 2017-09-29 | 2020-05-12 | 国际商业机器公司 | Integration of a Josephson amplifier or a Josephson mixer into a printed circuit board |
US10398031B2 (en) * | 2017-09-29 | 2019-08-27 | International Business Machines Corporation | Integrating Josephson amplifiers or Josephson mixers into printed circuit boards |
US10813219B2 (en) * | 2017-09-29 | 2020-10-20 | International Business Machines Corporation | Integrating josephson amplifiers or josephson mixers into printed circuit boards |
US11178771B2 (en) * | 2017-09-29 | 2021-11-16 | International Business Machines Corporation | Integrating Josephson amplifiers or Josephson mixers into printed circuit boards |
US11006527B2 (en) * | 2017-09-29 | 2021-05-11 | International Business Machines Corporation | Integrating Josephson amplifiers or Josephson mixers into printed circuit boards |
US20190343002A1 (en) * | 2017-09-29 | 2019-11-07 | International Business Machines Corporation | Integrating josephson amplifiers or josephson mixers into printed circuit boards |
US20230056318A1 (en) * | 2017-10-05 | 2023-02-23 | Google Llc | Low footprint resonator in flip chip geometry |
JP2021501461A (en) * | 2017-10-30 | 2021-01-14 | インターナショナル・ビジネス・マシーンズ・コーポレーションInternational Business Machines Corporation | Superconducting resonators that limit vertical connections in planar quantum devices |
US20190171973A1 (en) * | 2017-12-01 | 2019-06-06 | International Business Machines Corporation | Automatic design flow from schematic to layout for superconducting multi-qubit systems |
US10599805B2 (en) * | 2017-12-01 | 2020-03-24 | International Business Machines Corporation | Superconducting quantum circuits layout design verification |
US20190171784A1 (en) * | 2017-12-01 | 2019-06-06 | International Business Machines Corporation | Superconducting quantum circuits layout design verification |
US10592814B2 (en) * | 2017-12-01 | 2020-03-17 | International Business Machines Corporation | Automatic design flow from schematic to layout for superconducting multi-qubit systems |
WO2019156759A3 (en) * | 2018-01-05 | 2019-09-26 | Yale University | Robust quantum logical gates |
US11451231B2 (en) | 2018-01-05 | 2022-09-20 | Yale University | Robust quantum logical gates |
US11900185B2 (en) | 2018-01-22 | 2024-02-13 | 1372934 B.C. Ltd. | Systems and methods for improving performance of an analog processor |
US10256206B2 (en) * | 2018-03-16 | 2019-04-09 | Intel Corporation | Qubit die attachment using preforms |
US10540604B1 (en) | 2018-05-15 | 2020-01-21 | Rigetti & Co, Inc. | Operating a quantum processor having a three-dimensional device topology |
US10971672B2 (en) * | 2018-07-27 | 2021-04-06 | International Business Machines Corporation | Quantum device with modular quantum building blocks |
US11812673B2 (en) * | 2018-07-27 | 2023-11-07 | International Business Machines Corporation | Quantum device with modular quantum building blocks |
US20200035902A1 (en) * | 2018-07-27 | 2020-01-30 | International Business Machines Corporation | Quantum device with modular quantum building blocks |
US11605772B2 (en) | 2018-08-06 | 2023-03-14 | International Business Machines Corporation | Vertical dispersive readout of qubits of a lattice surface code architecture |
US10811588B2 (en) | 2018-08-06 | 2020-10-20 | International Business Machines Corporation | Vertical dispersive readout of qubits of a lattice surface code architecture |
US20210296559A1 (en) * | 2018-08-13 | 2021-09-23 | Oxford University Innovation Limited | Superconducting quantum computing circuit package |
US11937517B2 (en) * | 2018-08-13 | 2024-03-19 | Oxford University Innovation Limited | Superconducting quantum computing circuit package |
US11847534B2 (en) | 2018-08-31 | 2023-12-19 | D-Wave Systems Inc. | Systems and methods for operation of a frequency multiplexed resonator input and/or output for a superconducting device |
US10840428B2 (en) * | 2019-03-07 | 2020-11-17 | International Business Machines Corporation | Scalable quantum devices with vertical coaxial resonators |
WO2020252157A1 (en) * | 2019-06-11 | 2020-12-17 | D-Wave Systems Inc. | Input/output systems and methods for superconducting devices |
CN110796256A (en) * | 2019-11-12 | 2020-02-14 | 合肥本源量子计算科技有限责任公司 | Quantum chip structure and preparation method |
US11812672B2 (en) | 2020-04-17 | 2023-11-07 | Samsung Electronics Co., Ltd. | Quantum computing device and system |
WO2022031348A3 (en) * | 2020-06-01 | 2022-05-19 | The Regents Of The University Of California | System and method for superconducting silicon interconnect substrate with superconducting quantum processor |
US20220189922A1 (en) * | 2020-12-16 | 2022-06-16 | International Business Machines Corporation | Create a protected layer for interconnects and devices in a packaged quantum structure |
US20220199507A1 (en) * | 2020-12-22 | 2022-06-23 | International Business Machines Corporation | Multi-layered packaging for superconducting quantum circuits |
CN114386610A (en) * | 2022-01-12 | 2022-04-22 | 北京百度网讯科技有限公司 | Quantum chip and construction method and construction device thereof |
NL2030907B1 (en) * | 2022-02-11 | 2023-08-18 | Quantware Holding B V | Quantum computing apparatus with interposer, method of fabrication thereof, method of performing a quantum computing operation, quantum computing apparatus comprising tantalum nitride and a method of fabrication thereof |
WO2023152308A1 (en) * | 2022-02-11 | 2023-08-17 | Quantware Holding B.V. | Quantum computing apparatus with interposer and methods of fabrication and operation thereof, quantum computing apparatus comprising tantalum nitride and method of fabrication thereof |
WO2024062314A1 (en) * | 2022-09-23 | 2024-03-28 | International Business Machines Corporation | Edge capacitive coupling for quantum chips |
Also Published As
Publication number | Publication date |
---|---|
US10289960B2 (en) | 2019-05-14 |
US10304004B2 (en) | 2019-05-28 |
GB201800083D0 (en) | 2018-02-21 |
GB2554627B (en) | 2018-08-22 |
US10169714B2 (en) | 2019-01-01 |
US10304005B2 (en) | 2019-05-28 |
US9953269B2 (en) | 2018-04-24 |
WO2016199029A1 (en) | 2016-12-15 |
CN107636699B (en) | 2021-04-02 |
US9524470B1 (en) | 2016-12-20 |
JP6734873B2 (en) | 2020-08-05 |
GB2554627A (en) | 2018-04-04 |
JP2018524667A (en) | 2018-08-30 |
US20170061317A1 (en) | 2017-03-02 |
US20170213143A1 (en) | 2017-07-27 |
US20180137429A1 (en) | 2018-05-17 |
US20180137430A1 (en) | 2018-05-17 |
DE112016001769B4 (en) | 2020-03-12 |
US20180232655A1 (en) | 2018-08-16 |
DE112016001769T5 (en) | 2018-01-25 |
CN107636699A (en) | 2018-01-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10304005B2 (en) | Modular array of vertically integrated superconducting qubit devices for scalable quantum computing | |
US11574230B1 (en) | Microwave integrated quantum circuits with vias and methods for making the same | |
US9836699B1 (en) | Microwave integrated quantum circuits with interposer | |
CN110431568B (en) | Integrated circuit element in stacked quantum computing devices | |
CN107564868B (en) | A kind of integrated encapsulation structure and method of Superconducting Quantum computing chip | |
CN109891591B (en) | Reducing losses in stacked quantum devices | |
US10424712B2 (en) | Methods for making a superconducting device with at least one enclosure | |
AU2018434686B2 (en) | Signal distribution for a quantum computing system | |
US11770982B1 (en) | Microwave integrated quantum circuits with cap wafers and their methods of manufacture | |
US20230207507A1 (en) | Superconducting Bump Bonds for Quantum Computing Systems | |
US20220416392A1 (en) | Embedded microstrip transmission line | |
WO2023225171A1 (en) | Multi-layered cap wafers for modular quantum processing units | |
WO2023152308A1 (en) | Quantum computing apparatus with interposer and methods of fabrication and operation thereof, quantum computing apparatus comprising tantalum nitride and method of fabrication thereof | |
WO2024054693A2 (en) | Modular quantum processor configurations and module integration plate with inter-module connections for the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHOW, JERRY M.;GAMBETTA, JAY M.;ROTHWELL, MARY B.;AND OTHERS;SIGNING DATES FROM 20150610 TO 20150611;REEL/FRAME:035828/0603 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |