US20160284554A1 - Spalling using dissolvable release layer - Google Patents
Spalling using dissolvable release layer Download PDFInfo
- Publication number
- US20160284554A1 US20160284554A1 US14/670,970 US201514670970A US2016284554A1 US 20160284554 A1 US20160284554 A1 US 20160284554A1 US 201514670970 A US201514670970 A US 201514670970A US 2016284554 A1 US2016284554 A1 US 2016284554A1
- Authority
- US
- United States
- Prior art keywords
- layer
- substrate
- stressor
- spalling
- release layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004901 spalling Methods 0.000 title claims abstract description 37
- 239000000758 substrate Substances 0.000 claims abstract description 97
- 239000004065 semiconductor Substances 0.000 claims abstract description 46
- 238000000034 method Methods 0.000 claims abstract description 37
- 229910052751 metal Inorganic materials 0.000 claims description 16
- 239000002184 metal Substances 0.000 claims description 16
- 229920000642 polymer Polymers 0.000 claims description 10
- 239000002904 solvent Substances 0.000 claims description 10
- 229920003229 poly(methyl methacrylate) Polymers 0.000 claims description 7
- 239000004926 polymethyl methacrylate Substances 0.000 claims description 6
- 229910052759 nickel Inorganic materials 0.000 claims description 5
- CSCPPACGZOOCGX-UHFFFAOYSA-N Acetone Chemical group CC(C)=O CSCPPACGZOOCGX-UHFFFAOYSA-N 0.000 claims description 4
- 229910052804 chromium Inorganic materials 0.000 claims description 4
- 229910052742 iron Inorganic materials 0.000 claims description 3
- 229910052721 tungsten Inorganic materials 0.000 claims description 3
- 238000005530 etching Methods 0.000 claims description 2
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 claims 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims 4
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 claims 2
- 239000011651 chromium Substances 0.000 claims 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims 2
- 239000010937 tungsten Substances 0.000 claims 2
- 239000007788 liquid Substances 0.000 abstract description 6
- 239000010410 layer Substances 0.000 description 121
- 239000000463 material Substances 0.000 description 50
- 238000007747 plating Methods 0.000 description 14
- 239000010409 thin film Substances 0.000 description 7
- 238000004544 sputter deposition Methods 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 238000000151 deposition Methods 0.000 description 5
- 230000001939 inductive effect Effects 0.000 description 5
- 238000005240 physical vapour deposition Methods 0.000 description 5
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 5
- 239000012212 insulator Substances 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 238000000224 chemical solution deposition Methods 0.000 description 3
- 238000001816 cooling Methods 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000012044 organic layer Substances 0.000 description 3
- 238000004528 spin coating Methods 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 2
- 239000012790 adhesive layer Substances 0.000 description 2
- 150000001336 alkenes Chemical class 0.000 description 2
- 150000001408 amides Chemical class 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000003618 dip coating Methods 0.000 description 2
- 239000011888 foil Substances 0.000 description 2
- 150000003949 imides Chemical class 0.000 description 2
- 150000002576 ketones Chemical class 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 239000003960 organic solvent Substances 0.000 description 2
- 239000004014 plasticizer Substances 0.000 description 2
- 229920000728 polyester Polymers 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 230000002269 spontaneous effect Effects 0.000 description 2
- CURLTUGMZLYLDI-UHFFFAOYSA-N Carbon dioxide Chemical compound O=C=O CURLTUGMZLYLDI-UHFFFAOYSA-N 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910005540 GaP Inorganic materials 0.000 description 1
- 229910005542 GaSb Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000927 Ge alloy Inorganic materials 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- 229910003811 SiGeC Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 150000001252 acrylic acid derivatives Chemical class 0.000 description 1
- 229920006397 acrylic thermoplastic Polymers 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 239000002390 adhesive tape Substances 0.000 description 1
- 150000001298 alcohols Chemical class 0.000 description 1
- 150000001335 aliphatic alkanes Chemical class 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 235000011089 carbon dioxide Nutrition 0.000 description 1
- 239000003054 catalyst Substances 0.000 description 1
- 239000003518 caustics Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 125000000753 cycloalkyl group Chemical group 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 125000003700 epoxy group Chemical group 0.000 description 1
- 150000002148 esters Chemical class 0.000 description 1
- 150000002170 ethers Chemical class 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- -1 heat Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 229920000140 heteropolymer Polymers 0.000 description 1
- 229920001519 homopolymer Polymers 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 229920002521 macromolecule Polymers 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- ORQBXQOJMQIAOY-UHFFFAOYSA-N nobelium Chemical compound [No] ORQBXQOJMQIAOY-UHFFFAOYSA-N 0.000 description 1
- 229920000058 polyacrylate Polymers 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 238000006116 polymerization reaction Methods 0.000 description 1
- 229920000098 polyolefin Polymers 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 229920002635 polyurethane Polymers 0.000 description 1
- 239000004814 polyurethane Substances 0.000 description 1
- 229920002689 polyvinyl acetate Polymers 0.000 description 1
- 239000011118 polyvinyl acetate Substances 0.000 description 1
- 229920000915 polyvinyl chloride Polymers 0.000 description 1
- 239000004800 polyvinyl chloride Substances 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000010008 shearing Methods 0.000 description 1
- 150000004756 silanes Chemical class 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- ISXSCDLOGDJUNJ-UHFFFAOYSA-N tert-butyl prop-2-enoate Chemical compound CC(C)(C)OC(=O)C=C ISXSCDLOGDJUNJ-UHFFFAOYSA-N 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 150000003673 urethanes Chemical class 0.000 description 1
- 125000000391 vinyl group Chemical group [H]C([*])=C([H])[H] 0.000 description 1
- 229920002554 vinyl polymer Polymers 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1892—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof methods involving the use of temporary, removable substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
- H01L21/3046—Mechanical treatment, e.g. grinding, polishing, cutting using blasting, e.g. sand-blasting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02491—Conductive materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/7806—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices involving the separation of the active layers from a substrate
- H01L21/7813—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices involving the separation of the active layers from a substrate leaving a reusable substrate, e.g. epitaxial lift off
Definitions
- the present invention relates to semiconductor device manufacturing, and more particularly, to methods for removing a high-quality material layer from a base substrate by spalling.
- Devices that can be produced in thin-film form have three clear advantages over their bulk counterparts.
- An embodiment of the invention may include a method of forming a semiconductor structure.
- the method may include forming a stressor layer on a crystalline substrate, whereby the stressor layer is under tensile stress.
- a release layer may be formed on the stressor layer.
- a handling substrate may be formed on the release layer. Spalling of the substrate may then be performed. Spalling of the substrate propagates a fracture in the crystalline substrate.
- the release layer may then be removed using a release solvent, which in turn removes the handling substrate.
- FIG. 1 is a cross-sectional view of a substrate with a stressor layer above it, according to an exemplary embodiment
- FIG. 2 is a cross-sectional view of a substrate following deposition of a dissolvable organic layer, according to an exemplary embodiment
- FIG. 3 is a cross-sectional view of substrate following application of a handler to the dissolvable organic layer, according to an exemplary embodiment
- FIG. 4 is a cross-sectional view following spalling of the substrate, according to an exemplary embodiment.
- FIG. 5 is a cross-sectional view following removal a dissolvable organic layer, according to an exemplary embodiment.
- terms such as “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the disclosed structures and methods, as oriented in the drawing figures.
- Terms such as “above”, “overlying”, “atop”, “on top”, “positioned on” or “positioned atop” mean that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure may be present between the first element and the second element.
- the term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
- Spalling is a useful technique in creating thin film devices by fracturing a surface of a crystalline substrate through use of stress created by differences in material properties of the material to be fractured and a stressor material.
- handling substrates may need to be attached to the stressor material to encourage the fracturing of the substrate, and may be difficult to remove.
- removal of handling substrates may be accomplished using liquids, such as solvents, that do not damage the spalled substrate.
- the semiconductor material of the crystalline semiconductor substrate 100 may include, but is not limited to, Si, Ge, SiGe, SiGeC, SiC, Ge alloys, GaSb, GaP, GaN, GaAs, InAs, InP, and all other III-V or II-VI compound semiconductors.
- the crystalline semiconductor substrate 100 is comprised of silicon.
- the crystalline semiconductor substrate 100 is a bulk semiconductor material.
- the crystalline semiconductor substrate 100 may comprise a layered semiconductor material such as, for example, a semiconductor-on-insulator or a semiconductor on a polymeric substrate.
- Illustrated examples of semiconductor-on-insulator substrates that may be employed as crystalline semiconductor substrate 100 include silicon-on-insulators and silicon-germanium-on-insulators.
- the crystalline semiconductor substrate 100 may be doped, undoped or contain doped regions and undoped regions.
- crystalline as used in connection with the term crystalline semiconductor substrate 100 denotes a semiconductor material in which a single crystal lattice of the entire sample is continuous and unbroken to the edges of the sample, with no grain boundaries, or in which a polycrystalline lattice of the entire sample contains multiple crystal types.
- the crystalline semiconductor substrate 100 is a single crystal lattice structure.
- the crystalline semiconductor substrate 100 that may be employed in the present disclosure comprise a semiconductor material whose fracture toughness is less than that of the stressor material to be subsequently described.
- Fracture toughness is a property which describes the ability of a material containing a crack to resist fracture. Fracture toughness is denoted K Ic .
- Mode I fracture toughness is typically the most important value because spalling mode fracture usually occurs at a location in the substrate where mode II stress (shearing) is zero, and mode III stress (tearing) is generally absent from the loading conditions. Fracture toughness is a quantitative way of expressing a material's resistance to brittle fracture when a crack is present.
- a stressor layer 110 may be formed on an exposed surface of the crystalline semiconductor substrate 100 .
- the stressor layer 110 that is employed in the present disclosure includes any material that is under tensile stress when located atop the crystalline semiconductor substrate 100 at the spalling temperature.
- the stressor material may also be referred to herein as a stress-inducing material, as it introduces stress into the crystalline semiconductor substrate 100 .
- the stressor layer 110 has a critical thickness and stress value that cause spalling mode fracture to occur within the crystalline semiconductor substrate 100 .
- spalling mode fracture it is meant that a crack is formed within the crystalline semiconductor substrate 100 and the combination of loading forces maintain a crack trajectory at a depth below the stressor/substrate interface.
- critical condition it is meant that for a given stressor material and crystalline semiconductor substrate material combination, a thickness value and a stressor value for the stressor layer 110 is chosen that render spalling mode fracture possible (may produce a K I value greater than the K IC of the substrate).
- the thickness of the stressor layer 110 is chosen to provide a desired fracture depth(s) within the crystalline semiconductor substrate 100 .
- the stressor layer 110 is chosen to be Ni, then fracture will occur at a depth below the stressor layer 110 roughly 2 to 3 times the Ni thickness.
- the stress value for the stressor layer 110 is chosen to satisfy the critical condition for spalling mode fracture.
- t* is the critical stressor layer thickness (in microns)
- K IC is the fracture toughness (in units of MPa ⁇ m 1/2 ) of the crystalline semiconductor substrate 100
- ⁇ is the stress value of the stressor layer 110 (in MPa or megapascals).
- the above expression is a guide, in practice, spalling may occur at stress or thickness values up to 20% less than that predicted by the above expression.
- Illustrative examples of materials that are under tensile stress when applied above the crystalline semiconductor substrate 100 and thus may be used as the stressor layer 110 include, but are not limited to, a metal, a polymer, such as a spall inducing tape layer, or any combination thereof.
- the stressor layer 110 may comprise a single stressor material, or a multilayered stressor structure including at least two layers of different stressor material may be employed.
- the stressor layer 110 is a metal.
- the stressor layer 110 is a spall inducing tape.
- the stressor layer 110 may include multiple metal, polymer or tape layers to induce a stress.
- the metal may include, for example, Ni, Cr, Fe, or W. Alloys of these metals may also be employed.
- the stressor layer 110 includes at least one layer consisting of Ni.
- the polymer When a polymer is employed as stressor layer 110 , the polymer is a large macromolecule composed of repeating structural units. These subunits are typically connected by covalent chemical bonds.
- Illustrative examples of polymers that may be employed as the stressor layer include, but are not limited to, polyimides, polyesters, polyolefins, polyacrylates, polyurethane, polyvinyl acetate, and polyvinyl chloride.
- the spall inducing tape layer includes any pressure sensitive tape that is flexible, soft, and stress free at a first temperature used to form the tape, yet strong, ductile and tensile at a second temperature used during spalling.
- pressure sensitive tape it is meant an adhesive tape that will stick with application of pressure, without the need for solvent, heat, or water for activation.
- Tensile stress in the tape at the second temperature is primarily due to thermal expansion mismatch between the crystalline semiconductor substrate 100 (with a lower thermal coefficient of expansion) and the tape (with a higher thermal expansion coefficient).
- the pressure sensitive tape that is employed in the present disclosure as stressor layer 110 includes at least an adhesive layer and a base layer.
- Materials for the adhesive layer and the base layer of the pressure sensitive tape include polymeric materials such as, for example, acrylics, polyesters, olefins, and vinyls, with or without suitable plasticizers.
- Plasticizers are additives that may increase the plasticity of the polymeric material to which they are added.
- the stressor layer 110 may be formed utilizing any well known deposition process. Generally, deposition may be accomplished by any of dip coating, spin-coating, brush coating, sputtering, chemical vapor deposition, plasma enhanced chemical vapor deposition, chemical solution deposition, physical vapor deposition, and plating to form the stressor layer 110 that includes a metal or polymer as the stressor material. In some embodiments, and when the stressor layer 110 is a tape, the stressor layer 110 may be applied by hand or by mechanical means.
- the stressor layer 110 may be formed at a first temperature which is at room temperature (15° C. to 40° C.). In another embodiment, when a tape layer is employed, the tape layer may be formed at a first temperature which is from 15° C. to 60° C.
- the stressor layer 110 is of a metallic nature, it typically has a thickness within a range from 3 ⁇ m to 50 ⁇ m, with a thickness within a range from 4 ⁇ m to 7 ⁇ m being more typical. Other thicknesses for the stressor layer 110 that are below and/or above the aforementioned thickness ranges may also be employed in the present disclosure.
- the stressor layer 110 is of a polymeric nature, it typically has a thickness in a range from 10 ⁇ m to 200 ⁇ m, with a thickness within a range from 50 ⁇ m to 100 ⁇ m being more typical. Other thicknesses for the stressor layer 110 that are below and/or above the aforementioned thickness ranges may also be employed in the present disclosure.
- a surface protection layer may be formed on the substrate prior to forming the stressor layer 110 .
- the surface protection layer that is employed in the present disclosure includes any material which may serve as an etch stop for the subsequently formed stressor layer 110 .
- the surface protection layer may include, but is not limited to, Ti/W, Ti, Cr, Ni or any combination thereof.
- the surface protection layer comprises Ti.
- the surface protection layer may comprise a single layer or it may include a multilayered structure comprising at least two layers of different.
- the surface protection layer may be formed at room temperature (15° C. to 40° C., i.e., 288K to 313K) or above. In one embodiment, the surface protection layer may be formed at a temperature which is from 20° C. (293K) to 180° C. (353K). In another embodiment, the surface protection layer may be formed at a temperature which is from 20° C. (293K) to 60° C. (333K).
- the surface protection layer may be formed utilizing deposition techniques that are well known to those skilled in the art.
- the surface protection layer may be formed by sputtering, chemical vapor deposition, plasma enhanced chemical vapor deposition, chemical solution deposition, physical vapor deposition, and plating.
- the sputter deposition process may further include an in-situ sputter clean process before the deposition.
- the surface protection layer typically has a thickness from 5 nm to 200 nm, with a thickness from 100 nm to 150 nm being more typical. Other thicknesses for the surface protection layer that are below and/or above the aforementioned thickness ranges may also be employed in the present disclosure.
- an optional plating seed layer (not shown) may be formed on the surface protection layer.
- the optional plating seed layer is typically employed in embodiments in which the stressor material to be subsequently formed is a metal and plating is used to form the metal-containing stressor material.
- the optional plating seed layer is employed to selectively promote subsequent plating of a pre-selected metal-containing stressor material.
- the optional plating seed layer may comprise, for example, a single layer of Ni or a layered structure of two or more metals such as Al (bottom)/Ti/Ni (top).
- the thickness of the optional plating seed layer may vary depending on the material or materials of the optional plating seed layer as well as the technique used in forming the same. Typically, the optional plating seed layer has a thickness from 2 nm to 400 nm.
- the optional plating seed layer may be formed by a conventional deposition process including, for example, chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD), and physical vapor deposition (PVD) techniques that may include evaporation and/or sputtering.
- CVD chemical vapor deposition
- PECVD plasma-enhanced chemical vapor deposition
- ALD atomic layer deposition
- PVD physical vapor deposition
- the surface protection layer and, if employed, the optional plating seed layer is (are) formed at a temperature which does not effectuate spontaneous spalling to occur within the crystalline semiconductor substrate 100 .
- spontaneous it is meant that the removal of a thin material layer from the crystalline semiconductor substrate 100 occurs without the need to employ any manual means to initiate crack formation and propagation for breaking apart the thin material layer from the crystalline semiconductor substrate 100 .
- manual it is meant that crack formation and propagation are explicit for breaking apart the thin material layer from the crystalline semiconductor substrate 100 .
- a release layer 120 may be formed on the stressor layer 110 .
- the release layer may be any material capable of providing adequate adhesion to allow a first handle substrate 130 ( FIG. 3 ) to initiate spalling of the crystalline semiconductor substrate 100 .
- the release layer 120 should be selected such that it will be capable of removal from the stressor layer 110 without the use of solvents, reactants, or caustics that may damage the crystalline semiconductor substrate 100 . More specifically, the release layer 120 should not exhibit a fracture within the release layer 120 , or the release layer should not separate from the stressor layer 110 or the first handle substrate 130 , under such tensile stress.
- the release layer 120 may be a polymeric material.
- Polymeric materials may include straight chain, branched or crosslinked, and may be homopolymers or heteropolymers, or any other configuration.
- Polymeric materials may include, for example, amides, imides, acrylates, epoxies, urethanes, silanes, silicones, or other polymers known in the art.
- polymethylmethacrylate (PMMA) may be used as the release layer 120 .
- PMMA polymethylmethacrylate
- Such polymeric materials may also contain catalysts, or other chemicals that may encourage a polymerization reaction.
- the release layer may have a thickness within a range from a 10 nanometers to a 100 ⁇ m.
- a PMMA release layer may be formed by spin coating.
- a first handle substrate 130 may be formed above the release layer 120 prior to spalling.
- the first handle substrate 130 employed in the present disclosure comprises any flexible material which has a minimum radius of curvature that is typically less than 30 cm.
- Illustrative examples of flexible materials that may be employed as the first handle substrate 130 include a metal foil or a polyimide foil.
- the first handle substrate 130 may be used to provide better fracture control and more versatility in handling the spalled portion, i.e., the portion of the crystalline semiconductor substrate 100 below the stressor layer 110 and above the fracture surfaces of the crystalline semiconductor substrate 100 . Moreover, the first handle substrate 130 may be used to guide the crack propagation during spalling.
- the first handle substrate 130 of the present disclosure is typically, but not necessarily, formed at a first temperature which is at room temperature (15° C. to 40° C.).
- the first handle substrate 130 may be formed utilizing deposition techniques that are well known to those skilled in the art including, for example, dip coating, spin-coating, brush coating, sputtering, chemical vapor deposition, plasma enhanced chemical vapor deposition, chemical solution deposition, physical vapor deposition, and plating. In some embodiments, the first handle substrate 130 may be applied atop the release layer 120 by hand or by mechanical means.
- the first handle substrate 130 typical has a thickness of from 1 ⁇ m to few mm, with a thickness of from 70 ⁇ m to 120 ⁇ m being more typical. Other thicknesses for the first handle substrate 130 that are below and/or above the aforementioned thickness ranges may also be employed in the present disclosure.
- spalling removes a portion of the crystalline semiconductor substrate 100 from another portion of the crystalline semiconductor substrate 100 .
- Element 104 may be referred to herein as a spalled crystalline semiconductor layer (or spalled layer for short), while element 102 may be referred to herein as a non-spalled layer. As shown, the spalled layer 104 is still attached to the stressor layer 110 , the release layer 120 and the first handle substrate 130 .
- the spalled layer 104 has a thickness of less than 100 microns. In another embodiment of the present disclosure, the spalled layer 104 has a thickness of less than 50 microns. In yet another embodiment of the present disclosure, spalled layer 104 has a thickness from 25 microns to 40 microns.
- Spalling may be initiated at room temperature or at a temperature that is less than room temperature. In one embodiment, spalling is performed at room temperature (i.e., 20° C. to 40° C.). In another embodiment, spalling is performed at a temperature less than 20° C. In a further embodiment, spalling occurs at a temperature of 77 K or less. In an even further embodiment, spalling occurs at a temperature of less than 206 K. In still yet another embodiment, spalling occurs at a temperature from 175 K to 130 K.
- the less than room temperature spalling process may be achieved by cooling the structure down below room temperature utilizing any cooling means.
- cooling may be achieved by placing the structure in a liquid nitrogen bath, a liquid helium bath, an ice bath, a dry ice bath, a supercritical fluid bath, or any cryogenic environment liquid or gas.
- the spalled structure When spalling is performed at a temperature that is below room temperature, the spalled structure is returned to room temperature by allowing the spalled structure to slowly warm up to room temperature by allowing the same to stand at room temperature. Alternatively, the spalled structure may be heated up to room temperature utilizing any heating means.
- the spalled layer 104 may be removed from the release layer 120 .
- the release layer 120 may be removed using any liquid capable of dissolving the release layer 120 , without damaging the spalled substrate 104 .
- organic solvents may be employed to dissolve the release layer 120 .
- Such organic solvents may include, but not limited to, alkanes, alkenes, alcohols, esters, ethers, ketones, amides, imides, ketones, cyclic hydrocarbons, aromatics, or combinations thereof.
- acetone may be used as a solvent to remove a PMMA release layer.
- the spalled substrate 104 may be attached to a second handling layer 150 .
- the second handle substrate 150 may be made of the same materials, and using the same processes, as those listed above for the first handle substrate 130 .
- the stressor layer 110 may be removed using mechanical or chemical means, such as CMP or etching.
- the spalled substrate 104 may be used to create semiconductor structures on the thin film, using the second handling layer 150 as structural support during processing of the material.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Electromagnetism (AREA)
- Micromachines (AREA)
- Physical Vapour Deposition (AREA)
Abstract
Description
- The present invention relates to semiconductor device manufacturing, and more particularly, to methods for removing a high-quality material layer from a base substrate by spalling.
- Devices that can be produced in thin-film form have three clear advantages over their bulk counterparts. First, by virtue of less material used, thin-film devices ameliorate the materials cost associated with device production. Second, low device weight is a definite advantage that motivates industrial-level effort for a wide range of thin-film applications. Third, if dimensions are small enough, devices can exhibit mechanical flexibility in their thin-film form. Furthermore, if the substrate from which a device layer is removed can be reused, additional fabrication cost reduction can be achieved.
- Recent advances in spalling techniques now make it possible to remove, i.e., spall, a thin (typically less than 100 μm) material layer from an entire surface of base substrate with near-zero thickness direction kerf losses, and to do this multiple times on the same base substrate. The potential cost savings are enormous since (i) the thickness of the spalled material layer can be limited to the thickness needed for thin-film devices, and (ii) many spalled material layers may be derived from a single base substrate.
- An embodiment of the invention may include a method of forming a semiconductor structure. The method may include forming a stressor layer on a crystalline substrate, whereby the stressor layer is under tensile stress. A release layer may be formed on the stressor layer. A handling substrate may be formed on the release layer. Spalling of the substrate may then be performed. Spalling of the substrate propagates a fracture in the crystalline substrate. The release layer may then be removed using a release solvent, which in turn removes the handling substrate.
-
FIG. 1 is a cross-sectional view of a substrate with a stressor layer above it, according to an exemplary embodiment; -
FIG. 2 is a cross-sectional view of a substrate following deposition of a dissolvable organic layer, according to an exemplary embodiment; -
FIG. 3 is a cross-sectional view of substrate following application of a handler to the dissolvable organic layer, according to an exemplary embodiment; -
FIG. 4 is a cross-sectional view following spalling of the substrate, according to an exemplary embodiment; and -
FIG. 5 is a cross-sectional view following removal a dissolvable organic layer, according to an exemplary embodiment. - Elements of the figures are not necessarily to scale and are not intended to portray specific parameters of the invention. For clarity and ease of illustration, dimensions of elements may be exaggerated. The detailed description should be consulted for accurate dimensions. The drawings are intended to depict only typical embodiments of the invention, and therefore should not be considered as limiting the scope of the invention. In the drawings, like numbering represents like elements.
- Exemplary embodiments now will be described more fully herein with reference to the accompanying drawings, in which exemplary embodiments are shown. This disclosure may, however, be embodied in many different forms and should not be construed as limited to the exemplary embodiments set forth herein. Rather, these exemplary embodiments are provided so that this disclosure will be thorough and complete and will fully convey the scope of this disclosure to those skilled in the art. In the description, details of well-known features and techniques may be omitted to avoid unnecessarily obscuring the presented embodiments.
- For purposes of the description hereinafter, terms such as “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the disclosed structures and methods, as oriented in the drawing figures. Terms such as “above”, “overlying”, “atop”, “on top”, “positioned on” or “positioned atop” mean that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure may be present between the first element and the second element. The term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
- In the interest of not obscuring the presentation of embodiments of the present invention, in the following detailed description, some processing steps or operations that are known in the art may have been combined together for presentation and for illustration purposes and in some instances may have not been described in detail. In other instances, some processing steps or operations that are known in the art may not be described at all. It should be understood that the following description is rather focused on the distinctive features or elements of various embodiments of the present invention.
- Spalling is a useful technique in creating thin film devices by fracturing a surface of a crystalline substrate through use of stress created by differences in material properties of the material to be fractured and a stressor material. However, in introducing such forces, handling substrates may need to be attached to the stressor material to encourage the fracturing of the substrate, and may be difficult to remove. By forming a release layer capable of being dissolved, removal of handling substrates may be accomplished using liquids, such as solvents, that do not damage the spalled substrate.
- Referring first to
FIG. 1 , there is illustrated acrystalline semiconductor substrate 100. The semiconductor material of thecrystalline semiconductor substrate 100 may include, but is not limited to, Si, Ge, SiGe, SiGeC, SiC, Ge alloys, GaSb, GaP, GaN, GaAs, InAs, InP, and all other III-V or II-VI compound semiconductors. Typically, thecrystalline semiconductor substrate 100 is comprised of silicon. In some embodiments, thecrystalline semiconductor substrate 100 is a bulk semiconductor material. In other embodiments, thecrystalline semiconductor substrate 100 may comprise a layered semiconductor material such as, for example, a semiconductor-on-insulator or a semiconductor on a polymeric substrate. Illustrated examples of semiconductor-on-insulator substrates that may be employed ascrystalline semiconductor substrate 100 include silicon-on-insulators and silicon-germanium-on-insulators. Thecrystalline semiconductor substrate 100 may be doped, undoped or contain doped regions and undoped regions. - The term “crystalline” as used in connection with the term
crystalline semiconductor substrate 100 denotes a semiconductor material in which a single crystal lattice of the entire sample is continuous and unbroken to the edges of the sample, with no grain boundaries, or in which a polycrystalline lattice of the entire sample contains multiple crystal types. In a preferred embodiment, thecrystalline semiconductor substrate 100 is a single crystal lattice structure. Thecrystalline semiconductor substrate 100 that may be employed in the present disclosure comprise a semiconductor material whose fracture toughness is less than that of the stressor material to be subsequently described. Fracture toughness is a property which describes the ability of a material containing a crack to resist fracture. Fracture toughness is denoted KIc. The subscript Ic denotes mode I crack opening under a normal tensile stress perpendicular to the crack, and c signifies that it is a critical value. Mode I fracture toughness is typically the most important value because spalling mode fracture usually occurs at a location in the substrate where mode II stress (shearing) is zero, and mode III stress (tearing) is generally absent from the loading conditions. Fracture toughness is a quantitative way of expressing a material's resistance to brittle fracture when a crack is present. - Still Referring to
FIG. 1 , astressor layer 110 may be formed on an exposed surface of thecrystalline semiconductor substrate 100. Thestressor layer 110 that is employed in the present disclosure includes any material that is under tensile stress when located atop thecrystalline semiconductor substrate 100 at the spalling temperature. As such, the stressor material may also be referred to herein as a stress-inducing material, as it introduces stress into thecrystalline semiconductor substrate 100. In accordance with the present disclosure, thestressor layer 110 has a critical thickness and stress value that cause spalling mode fracture to occur within thecrystalline semiconductor substrate 100. By “spalling mode fracture” it is meant that a crack is formed within thecrystalline semiconductor substrate 100 and the combination of loading forces maintain a crack trajectory at a depth below the stressor/substrate interface. By “critical condition”, it is meant that for a given stressor material and crystalline semiconductor substrate material combination, a thickness value and a stressor value for thestressor layer 110 is chosen that render spalling mode fracture possible (may produce a KI value greater than the KIC of the substrate). - The thickness of the
stressor layer 110 is chosen to provide a desired fracture depth(s) within thecrystalline semiconductor substrate 100. For example, if thestressor layer 110 is chosen to be Ni, then fracture will occur at a depth below thestressor layer 110 roughly 2 to 3 times the Ni thickness. The stress value for thestressor layer 110 is chosen to satisfy the critical condition for spalling mode fracture. This may be estimated by inverting the empirical equation given by t*=[(2.5×106)(KIC 3/2)]/σ2, where t* is the critical stressor layer thickness (in microns), KIC is the fracture toughness (in units of MPa·m1/2) of thecrystalline semiconductor substrate 100 and σ is the stress value of the stressor layer 110 (in MPa or megapascals). The above expression is a guide, in practice, spalling may occur at stress or thickness values up to 20% less than that predicted by the above expression. - Illustrative examples of materials that are under tensile stress when applied above the
crystalline semiconductor substrate 100 and thus may be used as thestressor layer 110 include, but are not limited to, a metal, a polymer, such as a spall inducing tape layer, or any combination thereof. Thestressor layer 110 may comprise a single stressor material, or a multilayered stressor structure including at least two layers of different stressor material may be employed. In one embodiment, thestressor layer 110 is a metal. In another embodiment, thestressor layer 110 is a spall inducing tape. In yet another embodiment, thestressor layer 110 may include multiple metal, polymer or tape layers to induce a stress. - When a metal is employed as
stressor layer 110, the metal may include, for example, Ni, Cr, Fe, or W. Alloys of these metals may also be employed. In one embodiment, thestressor layer 110 includes at least one layer consisting of Ni. - When a polymer is employed as
stressor layer 110, the polymer is a large macromolecule composed of repeating structural units. These subunits are typically connected by covalent chemical bonds. Illustrative examples of polymers that may be employed as the stressor layer include, but are not limited to, polyimides, polyesters, polyolefins, polyacrylates, polyurethane, polyvinyl acetate, and polyvinyl chloride. - When a spall inducing tape layer is employed as
stressor layer 110, the spall inducing tape layer includes any pressure sensitive tape that is flexible, soft, and stress free at a first temperature used to form the tape, yet strong, ductile and tensile at a second temperature used during spalling. By “pressure sensitive tape,” it is meant an adhesive tape that will stick with application of pressure, without the need for solvent, heat, or water for activation. Tensile stress in the tape at the second temperature is primarily due to thermal expansion mismatch between the crystalline semiconductor substrate 100 (with a lower thermal coefficient of expansion) and the tape (with a higher thermal expansion coefficient). - Typically, the pressure sensitive tape that is employed in the present disclosure as
stressor layer 110 includes at least an adhesive layer and a base layer. Materials for the adhesive layer and the base layer of the pressure sensitive tape include polymeric materials such as, for example, acrylics, polyesters, olefins, and vinyls, with or without suitable plasticizers. Plasticizers are additives that may increase the plasticity of the polymeric material to which they are added. - The
stressor layer 110 may be formed utilizing any well known deposition process. Generally, deposition may be accomplished by any of dip coating, spin-coating, brush coating, sputtering, chemical vapor deposition, plasma enhanced chemical vapor deposition, chemical solution deposition, physical vapor deposition, and plating to form thestressor layer 110 that includes a metal or polymer as the stressor material. In some embodiments, and when thestressor layer 110 is a tape, thestressor layer 110 may be applied by hand or by mechanical means. - The
stressor layer 110 may be formed at a first temperature which is at room temperature (15° C. to 40° C.). In another embodiment, when a tape layer is employed, the tape layer may be formed at a first temperature which is from 15° C. to 60° C. - If the
stressor layer 110 is of a metallic nature, it typically has a thickness within a range from 3 μm to 50 μm, with a thickness within a range from 4 μm to 7 μm being more typical. Other thicknesses for thestressor layer 110 that are below and/or above the aforementioned thickness ranges may also be employed in the present disclosure. - If the
stressor layer 110 is of a polymeric nature, it typically has a thickness in a range from 10 μm to 200 μm, with a thickness within a range from 50 μm to 100 μm being more typical. Other thicknesses for thestressor layer 110 that are below and/or above the aforementioned thickness ranges may also be employed in the present disclosure. - In some optional embodiments a surface protection layer (not shown) may be formed on the substrate prior to forming the
stressor layer 110. The surface protection layer that is employed in the present disclosure includes any material which may serve as an etch stop for the subsequently formedstressor layer 110. In one embodiment of the present disclosure, the surface protection layer may include, but is not limited to, Ti/W, Ti, Cr, Ni or any combination thereof. Typically, and when Ni is used as the material of thestressor layer 110, the surface protection layer comprises Ti. The surface protection layer may comprise a single layer or it may include a multilayered structure comprising at least two layers of different. - The surface protection layer may be formed at room temperature (15° C. to 40° C., i.e., 288K to 313K) or above. In one embodiment, the surface protection layer may be formed at a temperature which is from 20° C. (293K) to 180° C. (353K). In another embodiment, the surface protection layer may be formed at a temperature which is from 20° C. (293K) to 60° C. (333K).
- The surface protection layer may be formed utilizing deposition techniques that are well known to those skilled in the art. For example, the surface protection layer may be formed by sputtering, chemical vapor deposition, plasma enhanced chemical vapor deposition, chemical solution deposition, physical vapor deposition, and plating. When sputter deposition is employed, the sputter deposition process may further include an in-situ sputter clean process before the deposition.
- In one embodiment, the surface protection layer typically has a thickness from 5 nm to 200 nm, with a thickness from 100 nm to 150 nm being more typical. Other thicknesses for the surface protection layer that are below and/or above the aforementioned thickness ranges may also be employed in the present disclosure.
- In some embodiments, and prior to forming the
stressor layer 110, an optional plating seed layer (not shown) may be formed on the surface protection layer. The optional plating seed layer is typically employed in embodiments in which the stressor material to be subsequently formed is a metal and plating is used to form the metal-containing stressor material. The optional plating seed layer is employed to selectively promote subsequent plating of a pre-selected metal-containing stressor material. The optional plating seed layer may comprise, for example, a single layer of Ni or a layered structure of two or more metals such as Al (bottom)/Ti/Ni (top). - The thickness of the optional plating seed layer may vary depending on the material or materials of the optional plating seed layer as well as the technique used in forming the same. Typically, the optional plating seed layer has a thickness from 2 nm to 400 nm. The optional plating seed layer may be formed by a conventional deposition process including, for example, chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD), and physical vapor deposition (PVD) techniques that may include evaporation and/or sputtering.
- In accordance with the present disclosure, the surface protection layer and, if employed, the optional plating seed layer, is (are) formed at a temperature which does not effectuate spontaneous spalling to occur within the
crystalline semiconductor substrate 100. By “spontaneous” it is meant that the removal of a thin material layer from thecrystalline semiconductor substrate 100 occurs without the need to employ any manual means to initiate crack formation and propagation for breaking apart the thin material layer from thecrystalline semiconductor substrate 100. By “manual” it is meant that crack formation and propagation are explicit for breaking apart the thin material layer from thecrystalline semiconductor substrate 100. - Referring to
FIG. 2 , arelease layer 120 may be formed on thestressor layer 110. The release layer may be any material capable of providing adequate adhesion to allow a first handle substrate 130 (FIG. 3 ) to initiate spalling of thecrystalline semiconductor substrate 100. Additionally, therelease layer 120 should be selected such that it will be capable of removal from thestressor layer 110 without the use of solvents, reactants, or caustics that may damage thecrystalline semiconductor substrate 100. More specifically, therelease layer 120 should not exhibit a fracture within therelease layer 120, or the release layer should not separate from thestressor layer 110 or thefirst handle substrate 130, under such tensile stress. - In an embodiment, the
release layer 120 may be a polymeric material. Polymeric materials may include straight chain, branched or crosslinked, and may be homopolymers or heteropolymers, or any other configuration. Polymeric materials may include, for example, amides, imides, acrylates, epoxies, urethanes, silanes, silicones, or other polymers known in the art. In an exemplary embodiment, polymethylmethacrylate (PMMA) may be used as therelease layer 120. Such polymeric materials may also contain catalysts, or other chemicals that may encourage a polymerization reaction. The release layer may have a thickness within a range from a 10 nanometers to a 100 μm. In a preferred embodiment, a PMMA release layer may be formed by spin coating. - Referring to
FIG. 3 , afirst handle substrate 130 may be formed above therelease layer 120 prior to spalling. Thefirst handle substrate 130 employed in the present disclosure comprises any flexible material which has a minimum radius of curvature that is typically less than 30 cm. Illustrative examples of flexible materials that may be employed as thefirst handle substrate 130 include a metal foil or a polyimide foil. - The
first handle substrate 130 may be used to provide better fracture control and more versatility in handling the spalled portion, i.e., the portion of thecrystalline semiconductor substrate 100 below thestressor layer 110 and above the fracture surfaces of thecrystalline semiconductor substrate 100. Moreover, thefirst handle substrate 130 may be used to guide the crack propagation during spalling. Thefirst handle substrate 130 of the present disclosure is typically, but not necessarily, formed at a first temperature which is at room temperature (15° C. to 40° C.). - The
first handle substrate 130 may be formed utilizing deposition techniques that are well known to those skilled in the art including, for example, dip coating, spin-coating, brush coating, sputtering, chemical vapor deposition, plasma enhanced chemical vapor deposition, chemical solution deposition, physical vapor deposition, and plating. In some embodiments, thefirst handle substrate 130 may be applied atop therelease layer 120 by hand or by mechanical means. - The
first handle substrate 130 typical has a thickness of from 1 μm to few mm, with a thickness of from 70 μm to 120 μm being more typical. Other thicknesses for thefirst handle substrate 130 that are below and/or above the aforementioned thickness ranges may also be employed in the present disclosure. - As shown in
FIG. 4 , spalling removes a portion of thecrystalline semiconductor substrate 100 from another portion of thecrystalline semiconductor substrate 100.Element 104 may be referred to herein as a spalled crystalline semiconductor layer (or spalled layer for short), whileelement 102 may be referred to herein as a non-spalled layer. As shown, the spalledlayer 104 is still attached to thestressor layer 110, therelease layer 120 and thefirst handle substrate 130. - In one embodiment of the present disclosure, the spalled
layer 104 has a thickness of less than 100 microns. In another embodiment of the present disclosure, the spalledlayer 104 has a thickness of less than 50 microns. In yet another embodiment of the present disclosure, spalledlayer 104 has a thickness from 25 microns to 40 microns. - Spalling may be initiated at room temperature or at a temperature that is less than room temperature. In one embodiment, spalling is performed at room temperature (i.e., 20° C. to 40° C.). In another embodiment, spalling is performed at a temperature less than 20° C. In a further embodiment, spalling occurs at a temperature of 77 K or less. In an even further embodiment, spalling occurs at a temperature of less than 206 K. In still yet another embodiment, spalling occurs at a temperature from 175 K to 130 K.
- When a temperature that is less than room temperature is used, the less than room temperature spalling process may be achieved by cooling the structure down below room temperature utilizing any cooling means. For example, cooling may be achieved by placing the structure in a liquid nitrogen bath, a liquid helium bath, an ice bath, a dry ice bath, a supercritical fluid bath, or any cryogenic environment liquid or gas.
- When spalling is performed at a temperature that is below room temperature, the spalled structure is returned to room temperature by allowing the spalled structure to slowly warm up to room temperature by allowing the same to stand at room temperature. Alternatively, the spalled structure may be heated up to room temperature utilizing any heating means.
- Referring to
FIG. 5 , the spalledlayer 104 may be removed from therelease layer 120. Therelease layer 120 may be removed using any liquid capable of dissolving therelease layer 120, without damaging the spalledsubstrate 104. In embodiments where a polymeric material is used as therelease layer 120, organic solvents may be employed to dissolve therelease layer 120. Such organic solvents may include, but not limited to, alkanes, alkenes, alcohols, esters, ethers, ketones, amides, imides, ketones, cyclic hydrocarbons, aromatics, or combinations thereof. In a preferred embodiment, acetone may be used as a solvent to remove a PMMA release layer. - In some embodiments the spalled
substrate 104 may be attached to asecond handling layer 150. Thesecond handle substrate 150 may be made of the same materials, and using the same processes, as those listed above for thefirst handle substrate 130. Following the removal of therelease layer 120, thestressor layer 110 may be removed using mechanical or chemical means, such as CMP or etching. Following such techniques, the spalledsubstrate 104 may be used to create semiconductor structures on the thin film, using thesecond handling layer 150 as structural support during processing of the material. - The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiment, the practical application or technical improvement over technologies found in the marketplace, or to enable other of ordinary skill in the art to understand the embodiments disclosed herein. It is therefore intended that the present invention not be limited to the exact forms and details described and illustrated but fall within the scope of the appended claims.
Claims (22)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/670,970 US9472411B1 (en) | 2015-03-27 | 2015-03-27 | Spalling using dissolvable release layer |
DE102016205000.1A DE102016205000A1 (en) | 2015-03-27 | 2016-03-24 | Spalling using a dissolvable release layer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/670,970 US9472411B1 (en) | 2015-03-27 | 2015-03-27 | Spalling using dissolvable release layer |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160284554A1 true US20160284554A1 (en) | 2016-09-29 |
US9472411B1 US9472411B1 (en) | 2016-10-18 |
Family
ID=56890288
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/670,970 Expired - Fee Related US9472411B1 (en) | 2015-03-27 | 2015-03-27 | Spalling using dissolvable release layer |
Country Status (2)
Country | Link |
---|---|
US (1) | US9472411B1 (en) |
DE (1) | DE102016205000A1 (en) |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7259106B2 (en) | 2004-09-10 | 2007-08-21 | Versatilis Llc | Method of making a microelectronic and/or optoelectronic circuitry sheet |
US7166326B1 (en) * | 2004-12-14 | 2007-01-23 | Palo Alto Research Center (Parc) | Method of electroplating stressed metal springs |
JP2008536699A (en) | 2005-04-14 | 2008-09-11 | プレジデント・アンド・フエローズ・オブ・ハーバード・カレツジ | Tunable solubility in sacrificial layers for microfabrication |
US7982290B2 (en) * | 2006-01-12 | 2011-07-19 | Palo Alto Research Center, Inc. | Contact spring application to semiconductor devices |
US8043931B1 (en) | 2006-09-18 | 2011-10-25 | Gang Zhang | Methods for forming multi-layer silicon structures |
WO2009062055A1 (en) | 2007-11-07 | 2009-05-14 | University Of Washington | Free-standing two-sided device fabrication |
US8242348B2 (en) | 2009-08-25 | 2012-08-14 | General Atomics | Methods of manufacturing quantum well materials |
US20120309269A1 (en) * | 2011-06-01 | 2012-12-06 | King Abdulaziz City For Science And Technology | Low-temperature methods for spontaneous material spalling |
US8507363B2 (en) | 2011-06-15 | 2013-08-13 | Applied Materials, Inc. | Laser and plasma etch wafer dicing using water-soluble die attach film |
JP2014011083A (en) | 2012-06-29 | 2014-01-20 | Canon Inc | Method for manufacturing organic el display device |
US8637346B1 (en) | 2012-12-04 | 2014-01-28 | Gwangju Institute Of Science And Technology | Method for manufacturing graphene nano array and field-effect transistor including the same |
KR102049487B1 (en) * | 2013-03-08 | 2019-11-28 | 삼성디스플레이 주식회사 | Manufacturing method of display device |
-
2015
- 2015-03-27 US US14/670,970 patent/US9472411B1/en not_active Expired - Fee Related
-
2016
- 2016-03-24 DE DE102016205000.1A patent/DE102016205000A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US9472411B1 (en) | 2016-10-18 |
DE102016205000A1 (en) | 2016-09-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9040392B2 (en) | Method for controlled removal of a semiconductor device layer from a base substrate | |
US8709914B2 (en) | Method for controlled layer transfer | |
US20120309269A1 (en) | Low-temperature methods for spontaneous material spalling | |
Bedell et al. | Layer transfer by controlled spalling | |
CN102856232B (en) | Edge-exclusion spalling method for improving substrate reusability | |
US10026618B2 (en) | Method for improving quality of spalled material layers | |
US20140242807A1 (en) | Method for facilitating crack initiation during controlled substrate spalling | |
US8709957B2 (en) | Spalling utilizing stressor layer portions | |
US8841203B2 (en) | Method for forming two device wafers from a single base substrate utilizing a controlled spalling process | |
US9308714B2 (en) | Method for improving surface quality of spalled substrates | |
US20130316538A1 (en) | Surface morphology generation and transfer by spalling | |
US8969174B2 (en) | Fixed curvature force loading of mechanically spalled films | |
US9472411B1 (en) | Spalling using dissolvable release layer | |
US20130269860A1 (en) | Temperature-controlled depth of release layer | |
US10170311B2 (en) | Method for handling thin brittle films | |
US9865769B2 (en) | Back contact LED through spalling |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BEDELL, STEPHEN W.;CHENG, CHENG-WEI;LI, NING;AND OTHERS;SIGNING DATES FROM 20150323 TO 20150324;REEL/FRAME:035274/0368 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20201018 |