US20160197232A1 - Led structures for reduced non-radiative sidewall recombination - Google Patents
Led structures for reduced non-radiative sidewall recombination Download PDFInfo
- Publication number
- US20160197232A1 US20160197232A1 US14/853,614 US201514853614A US2016197232A1 US 20160197232 A1 US20160197232 A1 US 20160197232A1 US 201514853614 A US201514853614 A US 201514853614A US 2016197232 A1 US2016197232 A1 US 2016197232A1
- Authority
- US
- United States
- Prior art keywords
- layer
- led
- diode
- light emitting
- sidewalls
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000006798 recombination Effects 0.000 title abstract description 20
- 238000005215 recombination Methods 0.000 title abstract description 20
- 238000003892 spreading Methods 0.000 claims abstract description 75
- 230000007480 spreading Effects 0.000 claims abstract description 75
- 238000002161 passivation Methods 0.000 claims description 113
- 238000011065 in-situ storage Methods 0.000 claims description 25
- 239000002061 nanopillar Substances 0.000 claims description 17
- 229910052698 phosphorus Inorganic materials 0.000 claims description 15
- 239000002096 quantum dot Substances 0.000 claims description 15
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical group [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 14
- 239000011574 phosphorus Substances 0.000 claims description 14
- 150000004767 nitrides Chemical group 0.000 claims description 13
- 238000006243 chemical reaction Methods 0.000 claims description 4
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 3
- 229910052593 corundum Inorganic materials 0.000 claims description 3
- 238000011066 ex-situ storage Methods 0.000 claims description 3
- 229910001845 yogo sapphire Inorganic materials 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 530
- 238000000034 method Methods 0.000 description 70
- 239000000758 substrate Substances 0.000 description 56
- 238000005253 cladding Methods 0.000 description 45
- 238000005530 etching Methods 0.000 description 30
- 238000009792 diffusion process Methods 0.000 description 27
- 239000000463 material Substances 0.000 description 27
- 238000002347 injection Methods 0.000 description 19
- 239000007924 injection Substances 0.000 description 19
- 230000015572 biosynthetic process Effects 0.000 description 16
- 230000008569 process Effects 0.000 description 16
- 239000002019 doping agent Substances 0.000 description 15
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- 229910002704 AlGaN Inorganic materials 0.000 description 11
- 238000012545 processing Methods 0.000 description 11
- 239000004065 semiconductor Substances 0.000 description 11
- 230000006641 stabilisation Effects 0.000 description 10
- 238000011105 stabilization Methods 0.000 description 10
- 230000007547 defect Effects 0.000 description 9
- 230000000694 effects Effects 0.000 description 9
- 229910052710 silicon Inorganic materials 0.000 description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 229910045601 alloy Inorganic materials 0.000 description 8
- 239000000956 alloy Substances 0.000 description 8
- 230000008901 benefit Effects 0.000 description 8
- 230000001419 dependent effect Effects 0.000 description 8
- 238000001312 dry etching Methods 0.000 description 8
- 229910052738 indium Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- 239000000126 substance Substances 0.000 description 7
- 229910052681 coesite Inorganic materials 0.000 description 6
- 229910052906 cristobalite Inorganic materials 0.000 description 6
- 239000013078 crystal Substances 0.000 description 6
- 238000001020 plasma etching Methods 0.000 description 6
- 239000000377 silicon dioxide Substances 0.000 description 6
- 229910052682 stishovite Inorganic materials 0.000 description 6
- 238000012546 transfer Methods 0.000 description 6
- 229910052905 tridymite Inorganic materials 0.000 description 6
- 229910052782 aluminium Inorganic materials 0.000 description 5
- 238000000231 atomic layer deposition Methods 0.000 description 5
- -1 but not limited to Substances 0.000 description 5
- 239000000969 carrier Substances 0.000 description 5
- 238000000151 deposition Methods 0.000 description 5
- 230000008021 deposition Effects 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 238000000227 grinding Methods 0.000 description 5
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 5
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 4
- 230000004888 barrier function Effects 0.000 description 4
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 4
- 229920001940 conductive polymer Polymers 0.000 description 4
- 238000000354 decomposition reaction Methods 0.000 description 4
- 238000009616 inductively coupled plasma Methods 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 229910052725 zinc Inorganic materials 0.000 description 4
- 238000004026 adhesive bonding Methods 0.000 description 3
- 238000011109 contamination Methods 0.000 description 3
- 238000005538 encapsulation Methods 0.000 description 3
- 229910052733 gallium Inorganic materials 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 229910052742 iron Inorganic materials 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 230000001143 conditioned effect Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000000295 emission spectrum Methods 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 238000007641 inkjet printing Methods 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 229910003465 moissanite Inorganic materials 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 230000010287 polarization Effects 0.000 description 2
- 229920003229 poly(methyl methacrylate) Polymers 0.000 description 2
- 239000004926 polymethyl methacrylate Substances 0.000 description 2
- 229910052594 sapphire Inorganic materials 0.000 description 2
- 239000010980 sapphire Substances 0.000 description 2
- 238000007650 screen-printing Methods 0.000 description 2
- 238000005204 segregation Methods 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 230000002269 spontaneous effect Effects 0.000 description 2
- 229920001621 AMOLED Polymers 0.000 description 1
- 229910015844 BCl3 Inorganic materials 0.000 description 1
- WKBOTKDWSSQWDR-UHFFFAOYSA-N Bromine atom Chemical compound [Br] WKBOTKDWSSQWDR-UHFFFAOYSA-N 0.000 description 1
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 description 1
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- XOJVVFBFDXDTEG-UHFFFAOYSA-N Norphytane Natural products CC(C)CCCC(C)CCCC(C)CCCC(C)C XOJVVFBFDXDTEG-UHFFFAOYSA-N 0.000 description 1
- 229910003910 SiCl4 Inorganic materials 0.000 description 1
- 229910004205 SiNX Inorganic materials 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 125000004429 atom Chemical group 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- GDTBXPJZTBHREO-UHFFFAOYSA-N bromine Substances BrBr GDTBXPJZTBHREO-UHFFFAOYSA-N 0.000 description 1
- 229910052794 bromium Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 229910021478 group 5 element Inorganic materials 0.000 description 1
- 229910052736 halogen Inorganic materials 0.000 description 1
- 150000002367 halogens Chemical class 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 125000004435 hydrogen atom Chemical class [H]* 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 230000004807 localization Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 230000000116 mitigating effect Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 150000002894 organic compounds Chemical class 0.000 description 1
- 238000005424 photoluminescence Methods 0.000 description 1
- 238000009832 plasma treatment Methods 0.000 description 1
- 229920000058 polyacrylate Polymers 0.000 description 1
- 229920000728 polyester Polymers 0.000 description 1
- 238000005036 potential barrier Methods 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 229910052711 selenium Inorganic materials 0.000 description 1
- SBIBMFFZSBJNJF-UHFFFAOYSA-N selenium;zinc Chemical compound [Se]=[Zn] SBIBMFFZSBJNJF-UHFFFAOYSA-N 0.000 description 1
- FDNAPBUWERUEDA-UHFFFAOYSA-N silicon tetrachloride Chemical compound Cl[Si](Cl)(Cl)Cl FDNAPBUWERUEDA-UHFFFAOYSA-N 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000000859 sublimation Methods 0.000 description 1
- 230000008022 sublimation Effects 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
- FAQYAMRNWDIXMY-UHFFFAOYSA-N trichloroborane Chemical compound ClB(Cl)Cl FAQYAMRNWDIXMY-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/14—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a carrier transport control structure, e.g. highly-doped semiconductor layer or current-blocking structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/04—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
- H01L33/06—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction within the light emitting region, e.g. quantum confinement structure or tunnel barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/0004—Devices characterised by their operation
- H01L33/0008—Devices characterised by their operation having p-n or hi-lo junctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0075—Processes for devices with an active region comprising only III-V compounds comprising nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/26—Materials of the light emitting region
- H01L33/30—Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/44—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the coatings, e.g. passivation layer or anti-reflective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
- H01L33/24—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate of the light emitting region, e.g. non-planar junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/52—Encapsulations
- H01L33/56—Materials, e.g. epoxy or silicone resin
Definitions
- Embodiments described herein relate LEDs. More particularly, embodiments relate to micro LEDs.
- LEDs Light emitting diodes
- LEDs are increasingly being considered as a replacement technology for existing light sources.
- LEDs are found in signage, traffic signals, automotive tail lights, mobile electronics displays, and televisions.
- Various benefits of LEDs compared to traditional lighting sources may include increased efficiency, longer lifespan, variable emission spectra, and the ability to be integrated with various form factors.
- OLED organic light emitting diode
- the emissive layer of the diode is formed of an organic compound.
- One advantage of OLEDs is the ability to print the organic emissive layer on flexible substrates. OLEDs have been integrated into thin, flexible displays and are often used to make the displays for portable electronic devices such as mobile phones and digital cameras.
- LED is an inorganic semiconductor-based LED in which the emissive layer of the diode includes one or more semiconductor-based quantum well layers sandwiched between thicker semiconductor-based cladding layers.
- Some advantages of semiconductor-based LEDs compared to OLEDs can include increased efficiency and longer lifespan.
- High luminous efficacy, expressed in lumens per watt (lm/W), is one of the main advantages of semiconductor-based LED lighting, allowing lower energy or power usage compared to other light sources.
- Luminance (brightness) is the amount of light emitted per unit area of the light source in a given direction and is measured in candela per square meter (cd/m 2 ) and is also commonly referred to as a Nit (nt).
- Luminance increases with increasing operating current, yet the luminous efficacy is dependent on the current density (A/cm 2 ), increasing initially as current density increases, reaching a maximum and then decreasing due to a phenomenon known as “efficiency droop.”
- IQE internal quantum efficiency
- Internal quantum efficiency is a function of the quality and structure of the LED device.
- External quantum efficiency EQE is defined as the number of photons emitted divided by the number of electrons injected.
- EQE is a function of IQE and the light extraction efficiency of the LED device.
- the IQE and EQE of an LED device initially increases as operating current density is increased, then begins to tail off as the operating current density is increased in the phenomenon known as the efficiency droop.
- the efficiency is low due to the strong effect of defects or other processes by which electrons and holes recombine without the generation of light, called non-radiative recombination. As those defects become saturated radiative recombination dominates and efficiency increases.
- An “efficiency droop” or gradual decrease in efficiency begins as the injection-current density surpasses a characteristic value for the LED device.
- FIG. 1A is a cross-sectional side view illustration of a bulk LED substrate in accordance with an embodiment.
- FIGS. 1B-1F are cross-sectional side view illustrations of a one-sided process sequence for fabricating an array of LEDs in accordance with embodiments.
- FIG. 2 is a cross-sectional side view illustration of an LED including active layer edges along sidewalls of the LED.
- FIG. 3 is a cross-sectional side view illustration of an LED with a bottom current spreading layer pillar structure with a reduced width compared to the active layer in accordance with an embodiment.
- FIGS. 4A-4E are cross-sectional side view illustrations of a method of forming an LED with an in-situ regrown p-n junction sidewall passivation layer in accordance with an embodiment.
- FIG. 4F is a cross-sectional side view illustration of an LED with an in-situ regrown p-n junction sidewall passivation layer in accordance with an embodiment.
- FIGS. 5A-5H are cross-sectional side view illustrations of a method of forming an LED with vapor etched sidewalls and a regrown sidewall passivation layer in accordance with an embodiment.
- FIG. 5I is a cross-sectional side view illustration of an LED with a regrown sidewall passivation layer in accordance with an embodiment.
- FIGS. 6A-6E are cross-sectional side view illustrations of a method of forming an LED with a diffused sidewall passivation layer in accordance with an embodiment.
- FIG. 6F is a cross-sectional side view illustration of an LED with a diffused sidewall passivation layer in accordance with an embodiment.
- FIGS. 7A-7E are cross-sectional side view illustrations of a method of forming a p-n junction within an LED by selective diffusion in accordance with an embodiment.
- FIG. 7F is a cross-sectional side view illustration of an LED with a selectively diffused p-n junction in accordance with an embodiment.
- FIGS. 8A-8E are cross-sectional side view illustrations of a method of forming an LED with a diffused transverse junction in accordance with an embodiment.
- FIG. 8F is a cross-sectional side view illustration of an LED with a diffused transverse junction in accordance with an embodiment.
- FIGS. 9A-9E are cross-sectional side view illustrations of a method of forming an LED with selective area grown and in-situ growth of a sidewall passivation layer in accordance with an embodiment.
- FIG. 9F is a cross-sectional side view along a x-direction (111) plane of a selectively grown LED with in-situ grown sidewall passivation layer in accordance with an embodiment.
- FIG. 9G is a cross-sectional side view along a y-direction (111) plane of a selectively grown LED with in-situ grown sidewall passivation layer in accordance with an embodiment.
- FIGS. 10A-10D are cross-sectional side view illustrations of a method of forming an LED with a regrown sidewall passivation layer in accordance with an embodiment.
- FIG. 10E is a cross-sectional side view along a x-direction (111) plane of an LED with a regrown sidewall passivation layer in accordance with an embodiment.
- FIG. 10F is a cross-sectional side view along a y-direction (111) plane of an LED with a regrown sidewall passivation layer in accordance with an embodiment.
- FIG. 10G is a cross-sectional side view along a x-direction (111) plane of an LED with a regrown sidewall passivation layer and wide top current spreading layer in accordance with an embodiment.
- FIG. 10H is a cross-sectional side view along a y-direction (111) plane of an LED with a regrown sidewall passivation layer and wide top current spreading layer in accordance with an embodiment.
- FIG. 11A is a close up cross-sectional view of a p-n diode layer formed on a patterned substrate and including orientation dependent doping in accordance with an embodiment.
- FIGS. 11B-11D are cross-sectional side view illustrations of a method of forming an LED p-n junction with orientation dependent doping in accordance with an embodiment.
- FIGS. 11E-11F are cross-sectional side view illustrations of LED p-n junctions with orientation dependent doping in accordance with embodiments.
- FIGS. 12A-12F are cross-sectional side view illustrations of a method of forming an LED with selective etching and mass transport in accordance with an embodiment.
- FIGS. 12G-12H are cross-sectional side view illustrations of LEDs including a notched active layer in accordance with an embodiment.
- FIGS. 13A-13C are cross-sectional side view illustrations of a method of passivating the sidewalls of an LED with surface conversion in accordance with an embodiment.
- FIG. 14A is cross-sectional side view illustration of an LED with quantum dots in the active layer in accordance with an embodiment.
- FIG. 14B is schematic top view illustration of an LED active layer with quantum dots in accordance with an embodiment.
- FIGS. 15A-15C are cross-sectional side view illustrations of a method of forming an LED with nanopillars in the active layer in accordance with an embodiment.
- FIG. 15D is cross-sectional side view illustration of an LED with nanopillars in the active layer in accordance with an embodiment.
- FIG. 15E is cross-sectional side view illustration of an LED with nanopillars in the active layer and a top hat configuration in accordance with an embodiment.
- FIGS. 16A-16D are cross-sectional side view illustrations of a method of forming an LED with heterostructure intermixing at the p-n diode layer sidewalls in accordance with an embodiment.
- FIG. 16E is cross-sectional side view illustration of an intermixed LED heterostructure in accordance with an embodiment.
- FIG. 16F is cross-sectional side view illustration of an intermixed LED heterostructure and quantum well dopant layers in accordance with an embodiment.
- FIGS. 17A-17F are cross-sectional side view illustrations of a method of forming an LED with a sidewall passivation layer in accordance with an embodiment.
- FIG. 18A is a side-view illustration of LEDs integrated into a display panel with embedded circuits in accordance with an embodiment.
- FIG. 18B is a side-view illustration of LEDs integrated into a display panel with micro chips in accordance with an embodiment.
- FIG. 19 is a schematic illustration of a display system in accordance with an embodiment.
- FIG. 20 is a schematic illustration of a lighting system in accordance with an embodiment.
- Embodiments describe LEDs and methods of forming LEDs with various structural configurations to mitigate non-radiative recombination at the LED sidewalls.
- the various structures may include sidewall passivation techniques, current confinement techniques, and combinations thereof.
- certain embodiments may be practiced without one or more of these specific details, or in combination with other known methods and configurations.
- numerous specific details are set forth, such as specific configurations, dimensions and processes, etc., in order to provide a thorough understanding of the embodiments.
- well-known semiconductor processes and manufacturing techniques have not been described in particular detail in order to not unnecessarily obscure the embodiments.
- the terms “above”, “over”, “to”, “between”, “spanning” and “on” as used herein may refer to a relative position of one layer with respect to other layers.
- One layer “above”, “over”, “spanning” or “on” another layer or bonded “to” or in “contact” with another layer may be directly in contact with the other layer or may have one or more intervening layers.
- One layer “between” layers may be directly in contact with the layers or may have one or more intervening layers.
- LEDs which may be micro LEDs, that include certain structural configurations to mitigate non-radiative recombination at the LED sidewalls.
- the sidewalls for emissive LEDs may represent non-radiative recombination sinks for injected carriers. This may be due to the sidewalls being characterized by unsatisfied bonds, chemical contamination, and structural damage (particularly if dry-etched). Injected carriers recombine non-radiatively at states associated with these defects. Thus, the perimeter of an LED may be optically dead, and the overall efficiency of the LED is reduced.
- This non-radiative recombination can also be a result of band bending at the surface leading to a density of states were electrons and holes can be confined until they combine non-radiatively.
- the characteristic distance over which the sidewall surface effect occurs is related to the carrier diffusion length, which may typically be 1-10 ⁇ m in some applications in accordance with embodiments.
- the efficiency degradation is particularly severe in micro LEDs in which the LED lateral dimensions approach the carrier diffusion length.
- Such non-radiative recombination may have a significant effect on LED device efficiency, particularly when the LED is driven at low current densities in the pre-droop region of its characteristic internal quantum efficiency (IQE) curve where the current is unable to saturate the defects.
- IQE characteristic internal quantum efficiency
- sidewall passivation techniques, current confinement structures, and combinations thereof are described such that the amount of non-radiative recombination near the exterior or side surfaces of the active layer can be reduced and efficiency of the LED device increased.
- micro LED as used herein may refer to the descriptive size, e.g. length or width, of the LED.
- “micro” LEDs may be on the scale of 1 ⁇ m to approximately 300 ⁇ m, or 100 ⁇ m or less in many applications. More specifically, in some embodiments, “micro” LEDs may be on the scale of 1 ⁇ m to 20 ⁇ m, such as 10 ⁇ m or 5 ⁇ m where the LED lateral dimensions approach the carrier diffusion length.
- embodiments are not necessarily so limited, and that certain aspects of the embodiments may be applicable to larger, and possibly smaller size scales.
- the sidewall surface of the LED including at least the active layer is passivated in order to restore the radiative efficiency of the LEDs.
- a variety of different structural configurations are disclosed for sidewall passivation including various regrowth and diffusion techniques.
- Such sidewall passivation may have several effects depending upon the particular passivation technique. One effect may be to preserve the lattice structure and minimize defects at the LED sidewalls and/or active layer edges, thereby mitigating the effects of non-radiative combination at the LED sidewalls and/or active layer edges.
- Another effect may be to move the LED sidewalls and/or active layer edges to an interior of the p-n diode layer, such that the current injection path is confined internally with the p-n diode layer away from the p-n diode layer sidewalls where defects might be present.
- an in-situ etch is performed to form the LED sidewalls adjacent the active layer. For example, this is performed in an MOCVD epitaxial growth reactor. In this manner, the purely chemical etch introduces minimal structural damage compared to dry etching techniques such as ICP/RIE.
- the in-situ etch is then followed immediately by in-situ epitaxial regrowth of the sidewall passivation layer on the newly-created surface. Since there is no air exposure, oxidation of the sidewall is eliminated. Since the passivation layer is grown epitaxially on the LED sidewalls, any dangling bonds at the free surface (prior to regrowth) are satisfied. Thus, the lattice structure is preserved and defects are minimized at the LED sidewalls. In this manner, the surface recombination at the LED sidewalls may be mitigated.
- diffusion techniques result in moving the LED sidewalls and/or lateral edges of the active layer (e.g. including one or more quantum wells) to an interior of the p-n diode layer.
- the active layer e.g. including one or more quantum wells
- diffusion techniques result in moving the LED sidewalls and/or lateral edges of the active layer (e.g. including one or more quantum wells) to an interior of the p-n diode layer.
- a passivation layer within the p-n diode layer and laterally around the internally confined active layer, a barrier is created to the lateral carrier diffusion from the active layer.
- Such a barrier may prevent lateral carrier diffusion from the active layer edges to the adjacent p-n diode layer sidewalls where defects might be present.
- the passivation layer may be narrower than the above mentioned carrier diffusion length of 1-10 ⁇ m in some embodiments.
- epitaxial growth of the sidewall passivation layer is performed ex-situ. For example, this may be performed after vapor etching the LED sidewalls for a GaN-based LED.
- sidewall passivation is accomplished by diffusion into the exposed p-n diode layer sidewalls to displace the edges of the active layer into an interior of the p-n diode layer.
- the active layer is formed within the interior of the LED by diffusion. In this manner, the current injection path is directed internally through the LED and away from the sidewalls.
- LED mesas are selectively grown followed by in-situ growth of a sidewall passivation layer to cover the active layer edges.
- the LED active layer and cladding layers are grown over a patterned substrate such that n-doping and p-doping within the layers is dependent upon orientation of the surface.
- p-dopants and n-dopants are simultaneously flowed into the chamber where they are preferentially deposited on different exposed planes.
- the active layer is selectively etched to produce a notch between the n-doped cladding layer (or current spreading layer) and the p-doped cladding layer (or current spreading layer). This notch is then filled by mass transport, resulting in edges of the active layer being confined to an interior of the p-n diode layer.
- the bandgap energy at the p-n diode layer sidewalls is increased by surface conversion.
- the p-n diode layer sidewalls may be exposed to a vapor chemistry at high temperature in which a group V species evaporates (e.g. As) and is replaced by a group V vapor species (e.g. P).
- a group V species evaporates (e.g. As) and is replaced by a group V vapor species (e.g. P).
- deposition conditions and layer strain are controlled in order to take advantage of the miscibility gap of the deposition components in the active layer and form a non-homogenous composition in which certain species segregate and form clumps. In this manner, a quantum dot effect is achieved in which lateral spreading across the active layer is reduced, and resultant sidewall recombination at the surface is reduced.
- nanopillars are formed by selective growth or patterning.
- the formation of nanopillars may contribute to the quantum dot effect that takes advantage of carrier localization at the dot or pillar, which may reduce lateral spreading across the active layer.
- the formation of nanopillars may additionally increase the surface area within the active layer, thereby lessening the relative surface area of the active layer at the LED sidewalls.
- selective diffusion is utilized to create vacancies, causing interdiffussion at the p-n diode layer sidewalls. In this manner, a higher bandgap energy is created at the sidewall surfaces that effectively confines the active layer to an interior of the p-n diode layer.
- atomic layer deposition is utilized to form a sidewall passivation layer (e.g. Al 2 O 3 ) surrounding p-n diode layer sidewalls.
- ALD atomic layer deposition
- any of the above structural configurations may be combined with a current spreading layer pillar structure.
- either of the p-doped or n-doped layers in a p-n configuration may be considered as current spreading layers.
- either of the current spreading layers is patterned such that it is narrower than the active layer including the p-n diode.
- the bottom current spreading layer e.g. p-doped layer
- the current injection area within the active layer is modified by the relationship of the areas of the bottom current spreading layer pillar and top current spreading layer.
- the current injection area is reduced as the area of the bottom current spreading layer pillar configuration is reduced. In this manner, the current injection area can be confined internally within the active layer away from external or side surfaces of the active layer.
- a current spreading layer pillar structure it is possible to design an LED in which a top surface area of the top surface of the p-n diode layer is larger than a surface area of the current confinement region within the active layer. This enables larger LED devices to be fabricated, which may be beneficial for transferring the LED devices using an electrostatic transfer head assembly, while also providing a structure in which the confined current injection area results in an increased current density and increased efficiency of the LED device, particularly when operating at injection currents and injection current densities below or near the pre-droop region of the LED device IQE curve.
- FIG. 1A a cross-sectional side view illustration is provided of a bulk LED substrate 100 including a p-n diode layer 115 formed on the growth substrate in accordance with an embodiment.
- the p-n diode layer 115 illustrated in FIG. 1A may be designed for emission of primary red light (e.g. 620-750 nm wavelength), primary green light (e.g. 495-570 nm wavelength), or primary blue light (e.g. 450-495 nm wavelength), though embodiments are not limited to these exemplary emission spectra.
- the p-n diode layer 115 may be formed of a variety of compound semiconductors having a bandgap corresponding to a specific region in the spectrum.
- the p-n diode layer 115 can include one or more layers based on II-VI materials (e.g. ZnSe) or III-V materials including III-V nitride materials (e.g. GaN, AlN, InN, InGaN, and their alloys), III-V phosphide materials (e.g. GaP, AlGaInP, and their alloys), and III-V arsenide alloys (AlGaAs).
- the growth substrate 100 may include any suitable substrate such as, but not limited to, silicon, SiC, GaAs, GaN, and sapphire.
- the p-n diode layer 115 can include a variety of configurations depending upon application.
- the p-n diode layer 115 includes a current spreading layer 104 of a first dopant type (e.g. n-doped), a current spreading layer 112 of opposite dopant type (e.g. p-doped), and an active layer 108 between the current spreading layers 104 , 112 .
- the active layer 108 may be a single quantum well (SQW) or multi-quantum well (SQW) layer.
- a reduced number of quantum wells may offer more resistance to lateral current spreading, higher carrier density, and aid in confining current internally within the completed LED.
- active layer 108 includes a SQW. In an embodiment, active layer 108 is a MWQ structure with less than 10 quantum well layers. In an embodiment, active layer 108 is a MWQ structure with 1-3 quantum wells. Additional layers may optionally be included in the p-n diode layer 115 . For example, cladding layers 106 , 110 may be formed on opposite sides of the active layer 108 to confine current within the active layer 108 and may possess a larger bandgap than the active layer 108 . Cladding layers 106 , 110 may be doped to match the doping of the adjacent current spreading layers 104 , 112 .
- cladding layer 106 is doped with an n-type dopant
- cladding layer 110 is doped with a p-type dopant, or vice versa.
- the current spreading layers may be functionally similar to cladding layers.
- the p-n diode layer 115 is design for emission of red light, and the materials are phosphorus based.
- the layers forming the p-n diode layer 115 may include AlInP, AlInGaP, AlGaAs, GaP, and GaAs.
- current spreading layer 104 includes n-AlInP or n-AlGaInP
- cladding layer 106 includes n-AlInGaP
- cladding layer 110 includes p-AlGaInP
- current spreading layer 112 includes p-GaP or p-AlInP.
- Quantum well 108 may be formed of a variety of materials, such as but not limited to, AlGaInP, AlGaAs, and InGaP.
- a suitable growth substrate 102 may include, but not limited to, silicon, SiC, and GaAs.
- the p-n diode layer 115 is designed for emission of blue or green light, and the materials are nitride based.
- the followed listing of materials for blue or green emission is intended to be exemplary and not limiting.
- the layers forming the p-n diode layer 115 may include GaN, AlGaN, InGaN.
- current spreading layer 104 includes n-GaN
- cladding layer 106 is optionally not present
- cladding layer 110 includes p-AlGaN
- current spreading layer 112 includes p-GaN.
- Quantum well 108 may be formed of a variety of materials, such as but not limited to, InGaN.
- a suitable growth substrate 102 may include, but is not limited to, silicon and sapphire.
- cladding layer 106 may not be necessary for nitride based LEDs due to internal piezoelectric and spontaneous polarization fields.
- FIGS. 1B-1F are cross-sectional side view illustrations of a one-sided process sequence for fabricating an array of LEDs.
- an array of conductive contacts 116 are formed over the p-n diode layer 115 , and the p-n diode layer 115 is etched to form trenches 118 between mesa structures 120 .
- Conductive contacts 116 may include a multiple layer stack. Exemplary layers can include electrode layers, mirror layers, adhesion/barrier layers, diffusion barriers, and a bonding layer for bonding the completed LEDs to a receiving substrate.
- the conductive contacts 116 are formed on a p-doped current spreading layer 112 , and are functionally p-contacts.
- Etching can be performed utilizing a suitable technique such as dry etching or wet etching.
- trenches are not formed completely through the n-doped current spreading layer 104 .
- trenches are formed completely through the n-doped current spreading layer 104 .
- pillars are partially through the p-doped current spreading layer 112 (see FIG. 3 ).
- the structure formed in FIG. 3 can be made using a one-sided process, or a two-sided process where the pillars are formed using the one-sided process, and the mesa structures are etched after transferring to the receiving substrate using a two-sided process.
- a sacrificial release layer 122 may be formed over the patterned p-n diode layer 115 , and then patterned to form openings 124 over the conductive contacts 116 .
- the sacrificial release layer 122 may be formed of an oxide (e.g. SiO 2 ) or nitride (e.g. SiN g ), though other materials may be used which can be selectively removed with respect to the other layers.
- the height, width, and length of the openings 124 will correspond to the height, length, and width of the stabilization posts to be formed, and resultantly the adhesion strength that must be overcome to pick up the array of LEDs (e.g. micro LEDs) that are poised for pick up on the array of stabilization posts.
- the patterned structure on the growth substrate 102 is bonded to a carrier substrate 140 with an adhesive bonding material to form stabilization layer 130 .
- the adhesive bonding material is a thermosetting material such as benzocyclobutene (BCB) or epoxy.
- BCB benzocyclobutene
- the portion of the stabilization material that fills openings 124 corresponds to the stabilization posts 132 of the stabilization layer, and the portion of the stabilization material that fills the trenches 118 becomes the stabilization cavity sidewalls 134 of the stabilization layer.
- the growth substrate may be removed utilizing a suitable technique such as laser lift-off, etching, or grinding to expose the p-n diode layer 115 . Any remaining portions of the n-doped current spreading layer 104 connecting the separate mesa structures 120 may then be removed using etching or grinding to form laterally separate p-n diode layers 115 . A top conductive contact layer 142 may then be formed over each laterally separate p-n diode layer resulting LED 150 .
- FIGS. 1E and 1F represent alternative structures that may be obtained, depending upon the amount of material removed after removal of the growth substrate 102 and etching or grinding back to expose the mesa structures 120 .
- the p-n diode layer 115 is patterned to form mesa structures 120 prior to be being transferred to a carrier substrate 140 .
- LEDs in accordance with embodiments can be fabricated utilizing a two-sided process in which the p-n diode layer 115 is transferred from the growth substrate to a carrier substrate 140 , followed by patterning of the p-n diode layer to form mesa structures 120 .
- a variety of processing techniques can be used to obtain similar final structures including sidewall passivation techniques, current confinement techniques, and combinations thereof. Accordingly, while the LEDs structures in the following description are all described using a one-sided processing sequence, this is illustrative and not meant to be limiting.
- FIGS. 2-3 are exemplary cross-sectional side view illustrations of LEDs that may be formed using a one-sided process similar to the one described with regard to FIGS. 1B-1F .
- FIG. 2 is a cross-sectional side view illustration of an LED including active layer 108 edges 151 along sidewalls 153 of the p-n diode layer.
- FIG. 3 is a cross-sectional side view illustration of an LED with a bottom current spreading layer 112 pillar structure with a reduced width compared to the active layer 108 .
- the current spreading layer pillar 112 may be function to internally confine the current injection path away from the active layer 108 edges 151 along sidewalls 153 of the p-n diode layer.
- FIG. 3 the current spreading layer pillar 112 may be function to internally confine the current injection path away from the active layer 108 edges 151 along sidewalls 153 of the p-n diode layer.
- edges 151 of the active layer 108 may be damaged as a result of etching the sidewalls 153 of the p-n diode layer 115 mesa structures 120 . Accordingly, edges of the active layer may be a site for non-radiative recombination.
- various structural configurations are described to mitigate non-radiative recombination at the edges of the active layer.
- the various structures may include sidewall passivation techniques, current confinement techniques, and combinations thereof.
- FIGS. 4A-4E cross-sectional side view illustrations are provided for a method of forming an LED with an in-situ regrown p-n junction sidewall passivation layer in accordance with an embodiment.
- the particular processing sequence illustrated in FIGS. 4A-4E may be generic for LEDs of any emission color, including red, blue, and green and may include any of the p-n diode layer 115 configurations described above with regard to FIG. 1A .
- the processing sequence illustrated in FIGS. 4A-4E may include in-situ etching and regrowth.
- a mask 117 is formed over the p-n diode layer 115 to etch trenches 118 at least partially into the doped current spreading layer 104 .
- the mask 117 may be formed with a dielectric material, such as SiO 2 , that can survive the high temperatures and aggressive etch chemistries associated with the etch and regrowth processes.
- the etching process is a purely chemical etch that is performed in an metal organic chemical vapor deposition (MOCVD) chamber.
- MOCVD metal organic chemical vapor deposition
- trenches 118 are formed by a first partial dry etch, and then the wafer is transferred to an MOCVD chamber to complete etching of the trenches 118 . In this manner, the final etched surfaces are conditioned by etching in the MOCVD chamber and physical damage created during the dry etching operation is removed by the chemical etching in the MOCVD chamber.
- Exemplary dry etching techniques that may be used include reactive ion etching (RIE), electro-cyclotron resonance (ECR), inductively coupled plasma reactive ion etching (ICP-RIE), and chemically assisted ion-beam etching (CAME).
- the dry etching chemistries may be halogen based, containing species such as Cl 2 , BCl 3 , or SiCl 4 .
- the etching temperature within the MOCVD chamber may additionally be at an elevated temperature, such as 400° C.-700° C.
- the specific etching chemistry may include a combination of a corrosive etchant and group V decomposition suppressant to stabilize the group V element, and suppress decomposition that may otherwise occur at the elevated etching temperature.
- the LED is designed for red emission, and the p-n diode layer 115 is phosphorus based.
- the etching chemistry includes a corrosive etchant such as HCl or Cl 2 , and a group V decomposition suppressant such as PH 3 .
- the LED is designed for green or blue emission, and the p-n diode layer 115 is nitride-based.
- the etching chemistry includes a corrosive etchant such as HCl, Cl 2 , or H 2 (or combinations thereof), and a group V decomposition suppressant such as NH 3 .
- a passivation layer 402 is epitaxially regrown in the trenches 118 .
- the regrowth of passivation layer 402 is performed in-situ in the MOCVD chamber immediately after etching trenches 118 , and without exposure to air or removal from the MOCVD chamber. Since the passivation layer 402 is epitaxially regrown on a pristine surface, it serves as surface passivator to the p-n diode, and specifically the active layer 108 . In accordance with embodiments, the passivation layer 402 has a higher bandgap than the individual layers within the p-n diode layer 115 .
- the passivation layer 402 may also be p-type.
- the passivation layer 402 may be p-doped with Mg or Zn dopants.
- the passivation layer may be AlInGaP:Mg,Zn.
- the passivation layer 402 may be p-doped with Mg.
- the passivation layer may be AlGaN:Mg.
- the passivation layer 402 may be made insulating with C or Fe dopants.
- the passivation layer may be AlGaN:C,Fe.
- Mask 117 may then be removed, followed by the formation of conductive contacts 116 on the exposed portion of the p-n diode layer 115 (e.g. p-doped current spreading layer 112 ) as illustrated in FIG. 4C .
- Trenches 410 are then etched through the passivation layer 402 and p-n diode layer 115 to form mesa structures 420 as illustrated in FIG. 4D .
- dry etching techniques may now be used.
- trenches 410 are wet etched to reduce the surface damage to sidewalls of the p-n diode layer 115 , which become p-n diode layer sidewalls 153 of the LED.
- a combination of dry etching followed by wet etching is used.
- the mesa structures 420 may then be transferred to the carrier substrate 140 and top conductive contact 142 formed similarly as discussed above with regard to FIGS. 1B-11F .
- FIG. 4F is a cross-sectional side view illustration of an LED with an in-situ regrown p-n junction sidewall passivation layer in accordance with an embodiment.
- the passivation layer 402 laterally surrounds the LED sidewalls 151 , which also correspond to the edges of the active layer 108 , and the p-n diode layer sidewalls 153 .
- the passivation layer 402 is epitaxially grown, thereby satisfying all bonds at the original surface. In this manner, the surface recombination is minimized and the LED's radiative efficiency is restored. Still referring to FIG.
- the regrown p-n junction passivation layer 402 may be formed of a high bandgap material, and therefore has a higher turn-on voltage (V o2 ) than the emitting p-n junction V o1 , i.e. V o2 >V o1 .
- V o2 turn-on voltage
- the current will preferentially flow through the intended region which emits light.
- FIGS. 5A-5H are cross-sectional side view illustrations of a method of forming an LED with vapor etched sidewalls and a regrown sidewall passivation layer in accordance with an embodiment.
- the processing sequence illustrated in FIGS. 5A-5H is directed toward green or blue emitting, nitride-based LEDs.
- AlGaN cladding layer 106 may be omitted due to internal piezoelectric and spontaneous polarization fields.
- cladding layer 110 may additionally omitted from the p-n diode layer illustrated in FIG. 5A .
- micro LEDs in accordance with embodiments may operate at lower currents than conventional LEDs.
- the AlGaN cladding layers 106 , 110 may not be necessary in either side of the quantum well 108 .
- the p-n diode layer 115 includes a p-GaN layer 112 , InGaN active layer 108 , and n-GaN layer 104 .
- a thin semiconductor mask layer 513 is formed over the p-n diode layer 115 .
- semiconductor mask layer 513 is formed of AlGaN.
- trenches 118 are etched at least partially through the p-n diode layer 115 to form the mesa structures 520 . Initially RIE/ICP etching may be used to etch a shallow trench 118 through the AlGaN semiconductor mask layer 513 . This may be followed by a H 2 +NH 3 vapor etching at high temperature to complete the etching of trenches 118 .
- H 2 +NH 3 vapor etching may result in minimal structural damage compared to RIE/ICP etching, and can be etched at a planar rate of approximately 200 nm/hour, forming vertical m-plane sidewalls. Since, AlGaN cladding layers 106 , 110 are not present they will not interfere with or block the H 2 +NH 3 vapor etching. When the trenches are properly oriented, vertical sidewalls may be obtained.
- an epitaxially regrown passivation layer 502 can be formed over the patterned p-n diode layer and semiconductor mask layers 513 .
- passivation layer 502 may be regrown p-GaN.
- epitaxial regrowth of passivation layer 502 is ex-situ from the vapor etching of trenches 118 .
- there are no aluminum-containing layers within the p-n diode layer 115 and accordingly, the sidewalls of the mesa structures 520 are not oxidized after vapor etching.
- the epitaxially regrown passivation layer 502 may match the lattice structure of the vapor etched sidewalls with minimal defects.
- the passivating layer 502 is epitaxially regrown in-situ, i.e., immediately after vapor etch in an MOCVD reactor, so that there is no air-exposure. Trenches 518 are then etched through epitaxially regrown passivation layer 502 , and the structure transferred to a carrier substrate 140 as previously described.
- FIG. 5I is a cross-sectional side view illustration of an LED with a regrown sidewall passivation layer in accordance with an embodiment.
- the LED 550 includes passivation layer 502 formed around the sidewalls 153 and underneath the p-n diode layer 115 , and the bottom conductive contact 116 is formed on the p-doped passivation layer 502 .
- the passivation layer 502 does not completely cover sidewalls of the n-doped current spreading layer 104 , and does not reach the top surface of the p-n diode layer. In this manner, a p-n junction is created at the interface of 502 - 104 which has a higher turn-on voltage than at the active layer 108 , and current preferentially flows through the intended region which emits light.
- the passivation layer 502 laterally surrounds the active layer 108 within the LED 550 such that edges 151 of the active layer 108 are passivated by the passivation layer 502 .
- FIGS. 6A-6E are cross-sectional side view illustrations of a method of forming an LED with a diffused sidewall passivation layer in accordance with an embodiment.
- FIGS. 6A-6E are directed toward phosphorus based LEDs designed for emission of red light.
- p-n diode layer 115 includes any of the compositions discussed above with regard to FIG. 1A .
- the p-n diode layer 115 is patterned to form trenches 118 at least partially through current spreading layer 104 .
- a mask 605 may be used to define the mesa structures 120 during etching of the trenches 118 .
- a diffusion operation is performed to diffuse a species into the sidewalls of the mesa structures 120 and form passivation layer 602 .
- Diffusion may additionally occur on the exposed surface of the p-n diode layer 115 between the mesa structures 120 , and optionally on top of the mesa structures 120 if the mask 605 has been removed.
- the diffusion and formation of passivation layer 602 displaces the previously exposed p-n junction (and active layer 108 ) into an interior of the LED. As a result, the p-n junction does not intersect the surface, and is formed of undamaged material. In one particular embodiment, an intermixed heterostructure is created.
- the AlInGaP heterostructure is grown under conditions and substrate orientation to spontaneously produce an ordered alloy crystal structure (CuPt-type ordering which comprises a GaAlP-InP monolayer superlattice on the (111) crystal planes).
- the ordered alloy cladding layer 106 e.g. n-AlInGaP
- quantum well layer 108 InGaP
- cladding layer 110 e.g. p-AlGaInP
- the above-described diffusion process may randomize this alloy, thereby raising its bandgap energy.
- the randomized sidewall, with higher bandgap energy naturally forms a potential barrier which suppresses sidewall recombination.
- the randomized AlInGaP forms a passivation layer 602 .
- a variety of methods may be employed to form the passivation layer 602 , including implantation, vapor diffusion, and coating a source layer followed by heating (solid source diffusion).
- a p-dopant such as Zn or Mg is implanted and/or diffused to change the n-type layers ( 110 , 112 ) to p-type in the passivation layer 602 .
- another species such as Fe, Cr, Ni, or another dopant can be added to make the passivation layer 602 semi-insulating.
- He or H can be implanted, also known as proton bombardment or proton implantation. The damage created by proton bombardment in turn increases the resistivity of the implanted passivation layer 602 .
- Implantation energy may be controlled so as to not create too much damage so as to act as a significant source for non-radiative recombination.
- FIG. 6F is a cross-sectional side view illustration of an LED with a diffused sidewall passivation layer in accordance with an embodiment.
- the LED 650 includes passivation layer 602 formed within the sidewalls 153 of the p-n diode layer 115 .
- the passivation layer 602 does not completely cover sidewalls of the n-doped current spreading layer 104 , and does not reach the top surface of the p-n diode layer.
- the passivation layer 602 laterally surrounds the active layer 108 within the LED 650 such that the LED sidewalls 151 (corresponding to the edges of the active layer 108 ) are internally confined within the p-n diode layer sidewalls 153 that have been converted to passivation layer 602 .
- FIGS. 7A-7E are cross-sectional side view illustrations of a method of forming a p-n junction within an LED by selective diffusion in accordance with an embodiment.
- the epitaxial layer 715 differs slightly from the p-n diode layer 115 illustrated in FIG. 1A in that layers 710 , 712 are n-doped rather than p-doped (layers 110 , 112 ).
- the starting epitaxial layer 715 includes an n-/n heterostructure, and a p-n junction is not yet formed.
- epitaxial layer 715 includes (n)-AlInP current spreading layer 104 , (n)-AlInGaP cladding layer 106 , quantum well layer 108 , (n-)-AlGaInP cladding layer 710 , and (n-) AlInP current spreading layer 712 .
- the p-n junction is formed by diffusion of a p-dopant such as Mg or Zn into current spreading layer 712 , and cladding layer 710 . Diffusion can be from a solid source, or vapor as described above with regard to FIG. 6A-6E .
- p-doped region 702 is diffused into the cladding layer 710 and current spreading layer 712 as described above, stopping before the p-dopant encroaches into the active layer 108 .
- an insulating layer 711 is formed over the epitaxial layer 715 .
- Insulating layer 711 may be formed of a variety of materials, including SiO 2 and SiN x .
- openings are formed in the insulating layer 711 , and conductive contacts 116 are formed over the openings, and trenches 118 are then etched through the insulating layer 711 and epitaxial layer 715 to form mesa structures 720 .
- the processing sequence illustrated in FIGS. 7D-7E may then be similar to that described above with regard to FIGS. 1B-1F to form LEDs 750 .
- FIG. 7F is a cross-sectional side view illustration of an LED with a selectively diffused p-n junction in accordance with an embodiment.
- the LED 750 includes an internally confined p-doped region 702 extending through (n-) doped current spreading layer 712 , and (n-) doped cladding layer 710 .
- Insulating layer 711 may optionally be formed in order to cover the junction between p-doped region 702 and (n-) doped current spreading layer 712 so that the bottom conductive contact 116 does not make contact with the (n-) doped current spreading layer 712 .
- the current injection region into the active layer 108 is confined internally within the LED by the p-doped region 702 .
- FIGS. 8A-8E are cross-sectional side view illustrations of a method of forming an LED with a diffused transverse junction in accordance with an embodiment.
- epitaxial layer 815 illustrated in FIG. 8A is identical to the epitaxial layer 715 illustrated in FIG. 7A , with layers 810 , 812 corresponding to layers 710 , 712 .
- the processing sequence illustrated in FIGS. 8A-8E is substantially similar to that illustrated in FIGS. 7A-7E with the difference being that the p-doped regions 802 are formed through layers 812 , 810 , 108 , 106 , and partially into current spreading layer 104 .
- FIG. 8F is a cross-sectional side view illustration of an LED 850 with a diffused transverse junction in accordance with an embodiment.
- the p-n junction becomes a lateral junction formed within the active layer 108 .
- the current injection region into the active layer 108 is confined internally within the LED by the p-doped region 802 .
- the p-n junction is transverse, and confined internally within the LED 850 .
- FIGS. 9A-9E are cross-sectional side view illustrations of a method of forming an LED with selective area grown and in-situ growth of a sidewall passivation layer in accordance with an embodiment.
- the method illustrated in FIGS. 9A-9E is directed toward phosphorus based LEDs designed for emission of red light, and having a cubic crystal structure.
- the method illustrated in FIGS. 9A-9E may be applicable to other types of crystal structures, and may result in more complex sidewall shapes.
- a patterned mask layer 111 is formed over a growth substrate 102 .
- the patterned mask layer 111 is formed directly on a growth substrate 102 that will eventually be removed.
- the patterned mask layer 111 is formed on a partially formed current spreading layer 104 .
- Mesa structures 920 may then be selectively grown in the pre-defined openings within the patterned mask layer 111 .
- Mesa structures 920 may include epitaxial layers similar to those described above with regard to p-n diode layer 115 of FIG. 1A for emission of red light.
- selective area growth results in no-growth (111) sidewalls, on a near-(100) surface.
- an in-situ sidewall passivation layer 902 is grown (in-situ with growth of the mesa structures).
- the passivation layer includes AlInP, which may be p-doped.
- the passivation layer 902 is grown in-situ, immediately following formation of the mesa structures 920 , without removing from the MOCVD reactor. The passivation layer 902 grows conformally by reducing the growth temperature to avoid evaporation or migration of the deposition species.
- conductive contacts 116 are formed and the processing sequence may be performed similarly as described above with regard to FIGS. 1B-1F to form LEDs 950 .
- FIG. 9F is a cross-sectional side view along a x-direction (111) plane of a selectively grown LED with an in-situ grown sidewall passivation layer in accordance with an embodiment.
- FIG. 9G is a cross-sectional side view along a y-direction (111) plane of a selectively grown LED with in-situ grown sidewall passivation layer in accordance with an embodiment.
- the passivation layer 902 may be similar to that described above with regard to FIG. 5I .
- the LED 950 includes passivation layer 902 formed around the sidewalls 153 and underneath the p-n diode layer 115 , and the bottom conductive contact 116 is formed on the p-doped passivation layer 902 .
- the passivation layer 902 does not completely cover sidewalls of the n-doped current spreading layer 104 , and does not reach the top surface of the p-n diode layer. In this manner, a p-n junction is created at the interface of 902 - 104 in which has a higher turn-on voltage than at the active layer 108 , and current preferentially flows through the intended region which emits light.
- the passivation layer 902 laterally surrounds the active layer 108 within the LED 950 such that edges 151 of the active layer 108 are passivated by the passivation layer 902 .
- FIGS. 10A-10D are cross-sectional side view illustrations of a method of forming an LED with a regrown sidewall passivation layer in accordance with an embodiment.
- the method illustrated in FIGS. 10A-10D is directed toward phosphorus based LEDs (e.g. AlGaInP) designed for emission of red light, and having a cubic crystal structure.
- phosphorus based LEDs e.g. AlGaInP
- a p-n diode layer 115 is formed on a growth substrate 102 , similarly as described above with regard to FIG. 1A .
- the p-n diode layer 115 is then wet chemical etched to form (111) sidewalls. Referring to FIG.
- passivation layer 1002 includes GaN, which can be insulating compared to the p-n diode layer 115 . Alternatively, it may be grown p-type. Because the sidewalls have a (111) crystal surface orientation, they serve as a proper seed surface for epitaxial growth of the hexagonal structure AlGaN. Thereby the quality of the regrown epitaxial interface is improved to reduce surface recombination.
- this structure may be formed entirely in an in-situ process, where the (111) sidewall mesa structures are formed by selective growth as described with regard to FIGS. 9A-9G , then immediately passivated in-situ by epitaxial growth of insulating or p-type GaN.
- the mask layer 1010 is removed and the structure is processes similarly as described above with regard to FIGS. 1B-1F to form LEDs 1050 .
- FIG. 10E is a cross-sectional side view along a x-direction (111) plane of an LED with a regrown sidewall passivation layer in accordance with an embodiment.
- FIG. 10F is a cross-sectional side view along a y-direction (111) plane of an LED with a regrown sidewall passivation layer in accordance with an embodiment.
- the passivation layer 1002 is formed around the p-n diode layer sidewalls 153 (also corresponding to the LED sidewalls 151 ). Since the passivation layer 1002 is epitaxially grown, the bonds are satisfied at the LED sidewalls 151 . In this manner, the surface recombination is minimized.
- the p-n diode layer 115 can be wet etched and then transferred to a chamber for epitaxial growth without oxidation of the exposed layers after wet etching.
- FIGS. 10G-10H are similar to FIGS. 10E-10F , with a difference being that the LEDs are patterned to include a wide top current spreading layer 104 . In this manner, the top conductive contact 104 can be made larger, with less risk of making direct contact through the passivation layer 1002 .
- FIGS. 11A-11D cross-sectional side view illustrations are provided for a method of forming an LED p-n junction with orientation dependent doping in accordance with an embodiment.
- FIG. 11A is a close up cross-sectional view of a p-n diode layer formed on a patterned substrate and including orientation dependent doping in accordance with an embodiment.
- the method illustrated in FIGS. 11A-11D is directed toward phosphorus based LEDs designed for emission of red light.
- a growth substrate 1002 such as (100) GaAs substrate is formed with etched steps 1101 .
- a p-n diode layer 1115 is then epitaxially grown on the patterned growth substrate 1002 .
- the p-n diode layer includes n-AlInP current spreading layer 104 , n-AlInGaP:Se or Si cladding layer 106 , InGaP active layer 108 , p-AlInGaP:Mg cladding layer 1110 A, co-doped AlGaInP:Mg+Se cladding layer 1110 B, p-AlInGaP:Mg cladding layer 1110 C, and p-GaP current spreading layer 112 .
- the particular method of forming the cladding layers 1110 A-C, and particularly cladding layer 1110 B implements orientation-dependence of n, p doping within the cladding layer 1110 B.
- an n-type cladding layer 1110 B is formed on the (100) planar surfaces, and a net p-type cladding layer 1110 B is formed along the sloped regions.
- Se is incorporated within the AlGaInP cladding layer 1110 B at (100) orientation
- Mg is preferentially incorporated within the AlGaInP cladding layer 1110 B along the misoriented slope resulting in p-n diode layer 1115 in which the p-n junction is located on the sloped sidewalls, while n-p-n-p junctions are formed on the (100) surface.
- the current injection path preferentially (illustrated as an arrow in FIG. 11A ) flows through the p-n junction formed on the sloped sidewalls.
- FIGS. 11B-11D the processing sequence is similar to that described above with regard to FIGS. 1B-1F to form LEDs 1150 .
- FIGS. 11E-11F are cross-sectional side view illustrations of LED p-n junctions with orientation dependent doping in accordance with embodiments.
- the p-n junction, and current injection paths are located internally within the LED 1150 away from the active layer 108 edges along sidewalls 153 of the p-n diode layer.
- a portion of the growth substrate 102 is left behind within the resultant LED 1150 .
- thickness of the p-n diode layer 1115 is sufficient enough to fill the internal portion of the LED 1150 .
- current spreading layer 104 may fill the interior portion of the LED 1150 .
- FIGS. 12A-12F are cross-sectional side view illustrations of a method of forming an LED with selective etching and mass transport in accordance with an embodiment.
- a p-n diode layer 115 is formed on a growth substrate 102 , similarly as described above with regard to FIG. 1A .
- the p-n diode layer 115 may be designed for red, green, or blue emission. Though, the particular processing sequence may depend upon whether the p-n diode layer 115 nitride based or phosphorus based.
- trenches 118 are formed through the p-n diode layer 115 to form mesa structures 120 as previously described.
- the p-n diode layer 115 is phosphorus based, and a selective etch of an InGaP active layer 108 is performed to create a notch in the active layer as illustrated in FIG. 12C .
- the p-n diode layer 115 is nitride based, and a light activated (e.g. between 365 and 450 nm) photo-electrochemical etch selectively removes a portion of an InGaN active layer 108 to produce a notch.
- a light activated e.g. between 365 and 450 nm
- mass-transport at high temperatures causes mass-transport of the adjacent materials to form a new p-n junction that envelops the notched active layer 108 . It is contemplated that mass-transport may possibly envelop the edges of the active layer 108 without first forming a notch.
- mass transport is caused by exposure to PH 3 +H 2 at high temperature.
- the adjacent p-AlInGaP cladding layer 110 and n-AlInGaP cladding layer 106 envelope the InGaP active layer 108 .
- the p-n diode layer 115 is nitride based
- mass transport is caused by exposure to NH 3 +H 2 at high temperature.
- the adjacent p-GaN current spreading layer 112 and n-GaN current spreading layer 104 envelope the InGaN active layer 108 .
- the structure may then be processed similarly as described above with regard to FIGS. 1B-1F to form LEDs 1250 .
- FIGS. 12G-12H are cross-sectional side view illustrations of LEDs including a notched active layer in accordance with an embodiment.
- the adjacent p-AlInGaP cladding layer 110 and n-AlInGaP cladding layer 106 envelope the InGaP active layer 108 .
- the adjacent p-GaN current spreading layer 112 and n-GaN current spreading layer 104 envelope the InGaN active layer 108 .
- the edges 151 of the active layer 108 are internally confined within the LED 1250 , inside of the p-n diode layer sidewalls 153 .
- FIGS. 13A-13C are cross-sectional side view illustrations of a method of passivating the sidewalls of an LED with surface conversion in accordance with an embodiment.
- FIGS. 13A-13B are substantially similar to FIGS. 12A-12B for a phosphorus based p-n diode structure, with a slight difference in composition.
- the active layer 108 , and optionally the cladding layers 106 , 110 include arsenic in their alloys.
- aluminum may additionally be included in the layers 106 , 108 , 110 to restore the bandgap value.
- the mesa structures 120 are exposed to PH 3 +H 2 vapor at high temperature, which results in incongruent sublimation in which the group V species evaporate. The escaping As species is replaced by P, and the surface bandgap energy is raised. As a result, the edges 151 of the active layer 108 become internally confined within the LED, inside of the p-n diode layer sidewalls 153 .
- FIG. 14A is cross-sectional side view illustration of an LED with quantum dots in the active layer in accordance with an embodiment.
- the structure illustrated in FIG. 14A is directed toward phosphorus based LEDs designed for emission of red light.
- an LED 1450 includes a quantum dot active region 1408 in which injected carriers are localized at the quantum dots and less likely to diffuse to the LED sidewalls 151 .
- FIG. 14B is schematic top view illustration of an LED active layer with quantum dots 1409 in accordance with an embodiment.
- cladding layer 1410 is formed of p-AlInP
- cladding layer 1406 is formed of n-AlInP
- active layer 108 is formed of (Al)GaInP.
- deposition is controlled such that compressive strain causes segregation of In into In-rich areas.
- Deposition conditions can also be controlled to take advantage of the miscibility gap to form In-rich areas.
- the In-rich quantum dot clumps with lower band gaps, trap the carriers and suppress lateral diffusion to the LED sidewalls 151 .
- Detection of the quantum dot clumps in the non-homogenous active layer 108 may be detected by, for example, photoluminescence.
- quantum dot clumps 1409 depends upon the lens scale over which low band gap regions are formed, and may be on the order of 10-20 nm in an embodiment.
- FIGS. 15A-15C are cross-sectional side view illustrations of a method of forming an LED with nanopillars in the active layer in accordance with an embodiment.
- the structure illustrated in FIG. 15A is directed toward nitride based LEDs designed for emission of green or blue light.
- p-n diode layer 1515 includes a n-GaN current spreading layer 104 , p-AlGaN cladding layer 110 , and p-GaN current spreading layer 112 . Multiple layers may form the active layer.
- multiple active layers include InGaN.
- a first In 1 GaN active layer 1508 A includes a plurality of nanopillars 1509 .
- the nanopillars 1509 can be formed spontaneously by compressive strain in the In 1 GaN active layer 1508 A.
- the nanopillars 1509 are formed by selective growth, or patterning.
- a second In 2 GaN active layer 1508 B is formed with higher indium content than in the first In 1 GaN active layer 1508 A.
- a larger concentration of indium may be located on the quantum dots, or nanopillars 1509 .
- the indium segregation may additionally increase the size of the nanopillars 1509 .
- Following the formation of the second In 2 GaN active layer 1508 B and third In 3 GaN active layer 1508 C is grown over and buries the quantum dots, or nanopillars 1509 .
- the indium content in In 3 GaN active layer 1508 C is less than the indium content in In 2 GaN active layer 1508 B, and may be the same as with In 1 GaN active layer 1508 A.
- the structure may be processed similarly as described above with regard to FIGS. 1B-1F to form LEDs 1550 .
- FIG. 15D is cross-sectional side view illustration of an LED with nanopillars in the active layer in accordance with an embodiment.
- FIG. 15E is cross-sectional side view illustration of an LED with nanopillars in the active layer and a top hat configuration in accordance with an embodiment. As illustrated the bottom p-doped current spreading layer 112 is formed in a pillar formation.
- the LEDs 1550 include quantum dots, or nanopillars 1509 within the active region 1508 in which injected carriers are localized at and less likely to diffuse to the LED sidewalls 151 , which also correspond to the p-n diode layer sidewalls 153 .
- FIGS. 16A-16D are cross-sectional side view illustrations of a method of forming an LED with heterostructure intermixing at the p-n diode layer sidewalls in accordance with an embodiment.
- the structure illustrated in FIG. 16A is directed toward phosphorus based LEDs designed for emission of red light, and may include a p-n diode layer 115 similar as with described above with regard to FIG. 1A .
- injection masks 1601 are formed over the current spreading layer 112 .
- a thermal operation is then performed to cause diffusion or intermixing, depending upon the material of the injection masks 1601 .
- the injection masks 1601 are formed of silicon.
- silicon diffuses from the surface to form an intermixed region 1602 .
- Diffusion of silicon causes group III vacancies, which enable group III atoms (Al, Ga, In) to exchange lattice positions on the group III sublattice to form a homogeneous alloy across layers 106 (originally AlInGaP), 108 (originally InGaP), 110 (originally AlGaInP).
- a blanket Zn-donor layer is optionally formed over current spreading layer 112 and diffused into the surface to form p-doped layer 1603 across the surface, particularly where silicon (n-dopant) was diffused.
- FIG. 16E is cross-sectional side view illustration of an intermixed LED heterostructure in accordance with an embodiment. As shown the intermixed regions 1602 are formed adjacent the active layer 108 such that the edges 151 of the active layer 108 are internally confined within the p-n diode layer sidewalls 153 .
- the injection masks 1601 are formed of SiO 2 , which inject group III vacancies into the underlying material.
- Al, Ga, In diffuse into the SiO 2 to form the intermixed region 1602 were Al, Ga, and In are intermixed.
- injection masks 1601 are formed of SiO 2
- Si doping layers 1611 are formed in the vicinity of the one or more active layers 108 .
- the Si doping layers 1611 may function to accelerate the intermixing in the vicinity of the active layers 108 .
- the array of LEDs may then be transferred from the carrier substrate to a receiving substrate, such as a lighting or display substrate.
- the transfer may be accomplished by selective removal of the sacrificial release layer, for example by vapor HF etch followed by electrostatic transfer of the array of LEDs using a transfer tool including an array of electrostatic transfer heads.
- FIGS. 17A-17F are cross-sectional side view illustrations of a method of forming an LED with a sidewall passivation layer in accordance with an embodiment.
- a bulk LED substrate 100 is illustrated, similarly as previously described above with regard to FIG. 1A .
- a conductive oxide layer 160 such as ITO, may be formed over the p-n diode layer 115 .
- the conductive oxide layer 160 may make ohmic contact with a current spreading layer (e.g. 112 ) or cladding layer (e.g. 110 ) of the p-n diode layer 115 .
- the conductive oxide layer 160 and p-n diode layer 115 may then be patterned to form trenches 118 , as illustrated in FIG. 17B .
- the substrate may be conditioned. For example, this may include an acid dip to remove native oxide or residual contamination in an HCl or bromine based mixture. Then an in-situ plasma treatment may optionally be performed, for example using argon, hydrogen, or nitrogen.
- a sidewall passivation layer 170 is formed over and between the mesa structures 120 .
- sidewall passivation layer 170 is formed using atomic layer deposition (ALD),
- sidewall passivation layer may 170 be Al 2 O 3 , though other materials may be used.
- sidewall passivation layer 170 is between 0-1,000 nm thick, such as 1-100 nm thick, and may have a uniform thickness that conforms the underlying substrate topography, and forms an outline around the mesa structures 120 .
- the sidewall passivation layer 170 may then be patterned to form openings 170 over the mesa structures 120 that expose the patterned conductive oxide layer 160 . For example, this may be accomplished using a fluorine based dry etching technique.
- Bottom conductive contacts 116 may then be formed on the exposed portions of conductive oxide layers 160 within openings 172 as illustrated in FIG. 17D .
- a patterned sacrificial oxide layer 122 is formed, and the patterned structure is bonded to a carrier substrate 140 with an adhesive bonding material to form stabilization layer 130 .
- the growth substrate 102 may be removed utilizing a suitable technique such as laser lift-off, etching, or grinding to expose the p-n diode layer 115 . Any remaining portions of the p-n diode layer 115 connecting the separate mesa structures 120 may then be removed using etching or grinding to form laterally separate p-n diode layers 115 .
- a top conductive contact layer 142 may then be formed over each laterally separate p-n diode layer resulting LEDs 150 as illustrated in FIG. 17F .
- the ALD sidewall passivation layer 170 spans along the p-n diode layer 115 sidewalls 153 (e.g. including the top current spreading layer 104 , the active layer 108 , and the bottom current spreading layer 112 ), as well as underneath the conductive oxide layer 160 .
- an array of LEDs 150 is transferred and bonded to a display substrate. While LEDs 150 are illustrated, this is exemplary, and any of the above described LEDs may be used.
- the display substrate 300 may be a thin film transistor (TFT) display substrate (i.e. backplane) similar to those used in active matrix OLED display panels.
- FIG. 18A is a side-view illustration of a display panel in accordance with an embodiment.
- the display substrate is a TFT substrate including working circuitry (e.g. transistors, capacitors, etc.) to independently drive each subpixel.
- Substrate 300 may include a non-pixel area and a pixel area (e.g.
- the non-pixel area may include a data driver circuit connected to a data line of each subpixel to enable data signals (Vdata) to be transmitted to the subpixels, a scan driver circuit connected to scan lines of the subpixels to enable scan signals (Vscan) to be transmitted to the subpixels, a power supply line to transmit a power signal (Vdd) to the TFTs, and a ground ring to transmit a ground signal (Vs s) to the array of subpixels.
- Vdata data signals
- Vscan scan signals
- Vdd power signal
- Vs s ground signal
- the data driver circuit, scan driver circuit, power supply line, and ground ring can all be connected to a flexible circuit board (FCB) which includes a power source for supplying power to the power supply line and a power source ground line electrically connected to the ground ring.
- FCB flexible circuit board
- any of the driver circuits can be located off the display substrate 300 , or alternatively on a back surface of the display substrate 300 .
- the working circuitry e.g. transistors, capacitors, etc.
- microdriver chips 350 bonded to the top surface of the substrate 300 as illustrated in FIG. 18B .
- the TFT substrate includes a switching transistor T 1 connected to a data line from the driver circuit and a driving transistor T 2 connected to a power line connected to the power supply line.
- the gate of the switching transistor T 1 may also be connected to a scan line from the scan driver circuit.
- a patterned bank layer 326 including bank openings 327 is formed over the substrate 300 .
- bank openings 327 correspond to subpixels.
- Bank layer 326 may be formed by a variety of techniques such as ink jet printing, screen printing, lamination, spin coating, CVD, PVD and may be formed of opaque, transparent, or semitransparent materials.
- bank layer 326 is formed of an insulating material.
- bank layer is formed of a black matrix material to absorb emitted or ambient light. Thickness of the bank layer 326 and width of the bank openings 327 may depend upon the height of the LEDs 150 transferred to and bonded within the openings, height of the electrostatic transfer heads, and resolution of the display panel. In an embodiment, exemplary thickness of the bank layer 326 is between 1 ⁇ am-50 ⁇ m.
- ground tie lines 344 may optionally be formed over the display substrate 300 .
- an arrangement of ground tie lines 344 run between bank openings 328 in the pixel area 304 of the display panel.
- Ground tie lines 344 may be formed on the bank layer 326 or alternative, openings 332 may be formed in the bank layer 326 to expose ground tie lines 344 beneath bank layer 326 .
- ground tie lines 344 are formed between the bank openings 327 in the pixel area and are electrically connected to the ground ring 316 or a ground line in the non-display area. In this manner, the Vss signal may be more uniformly applied to the matrix of subpixels resulting in more uniform brightness across the display panel.
- a passivation layer 348 formed around the LEDs 150 within the bank openings 327 may perform functions such as preventing electrical shorting between the top and bottom electrode layers 318 , 342 and providing for adequate step coverage of top electrode layer 318 between the top conductive contacts 142 and ground tie lines 344 .
- the passivation layer 348 may also cover any portions of the bottom electrode layer 342 to prevent possible shorting with the top electrode layer 318 .
- the passivation layer 348 may be formed of a variety of materials such as, but not limited to epoxy, acrylic (polyacrylate) such as poly(methyl methacrylate) (PMMA), benzocyclobutene (BCB), polymide, and polyester.
- passivation layer 348 is formed by ink jet printing or screen printing around the LED devices 156 to fill the subpixel areas defined by bank openings 327 .
- Top electrode layer 318 may be opaque, reflective, transparent, or semi-transparent depending upon the particular application. In top emission display panels the top electrode layer 318 may be a transparent conductive material such as amorphous silicon, transparent conductive polymer, or transparent conductive oxide. Following the formation of top electrode layer 318 and encapsulation layer 346 is formed over substrate 300 . For example, encapsulation layer 346 may be a flexible encapsulation layer or rigid layer.
- one or more LEDs 150 are arranged in a subpixel circuit.
- a first terminal (e.g. bottom conductive contact) of the LED 150 is coupled with a driving transistor.
- the LED 150 can be bonded to a bonding pad coupled with the driving transistor.
- a redundant pair of LEDs 150 is bonded to the bottom electrode 342 that is coupled with the driving transistor T 2 .
- the one or more LEDs 150 may be any of the LEDs described herein.
- a ground line is electrically coupled with a second terminal (e.g. top conductive contact) for the one or more LEDs.
- a current can be driven through the one or more LEDs, for example, from the driving transistor T 2 .
- the one or more LEDs may be on the drain side of a PMOS driver transistor or a source side of an NMOS driver transistor so that the subpixel circuit pushes current through the p-terminal of the LED.
- the subpixel circuit can be arranged in a low side drive configuration in which case the ground line becomes the power line and current is pulled through the n-terminal of the LED.
- FIG. 19 illustrates a display system 1900 in accordance with an embodiment.
- the display system houses a processor 1910 , data receiver 1920 , a display 1930 , and one or more display driver ICs 1940 , which may be scan driver ICs and data driver ICs.
- the data receiver 1920 may be configured to receive data wirelessly or wired. Wireless may be implemented in any of a number of wireless standards or protocols.
- the one or more display driver ICs 1940 may be physically and electrically coupled to the display 1930 .
- the display 1930 includes one or more LEDs that are formed in accordance with embodiments described above.
- the display system 1900 may include other components. These other components include, but are not limited to, memory, a touch-screen controller, and a battery.
- the display system 1900 may be a television, tablet, phone, laptop, computer monitor, kiosk, digital camera, handheld game console, media display, ebook display, or large area signage display.
- FIG. 20 illustrates a lighting system 2000 in accordance with an embodiment.
- the lighting system houses a power supply 2010 , which may include a receiving interface 2020 for receiving power, and a power control unit 2030 for controlling power to be supplied to the light source 2040 .
- Power may be supplied from outside the lighting system 2000 or from a battery optionally included in the lighting system 2000 .
- the light source 2040 includes one or more LEDs that are formed in accordance with embodiments described above.
- the lighting system 2000 may be interior or exterior lighting applications, such as billboard lighting, building lighting, street lighting, light bulbs, and lamps.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Led Devices (AREA)
- Led Device Packages (AREA)
Abstract
Description
- This application claims the benefit of priority from U.S. Provisional Application No. 62/100,348 filed Jan. 6, 2015, the full disclosure of which is incorporated herein by reference.
- 1. Field
- Embodiments described herein relate LEDs. More particularly, embodiments relate to micro LEDs.
- 2. Background Information
- Light emitting diodes (LEDs) are increasingly being considered as a replacement technology for existing light sources. For example, LEDs are found in signage, traffic signals, automotive tail lights, mobile electronics displays, and televisions. Various benefits of LEDs compared to traditional lighting sources may include increased efficiency, longer lifespan, variable emission spectra, and the ability to be integrated with various form factors.
- One type of LED is an organic light emitting diode (OLED) in which the emissive layer of the diode is formed of an organic compound. One advantage of OLEDs is the ability to print the organic emissive layer on flexible substrates. OLEDs have been integrated into thin, flexible displays and are often used to make the displays for portable electronic devices such as mobile phones and digital cameras.
- Another type of LED is an inorganic semiconductor-based LED in which the emissive layer of the diode includes one or more semiconductor-based quantum well layers sandwiched between thicker semiconductor-based cladding layers. Some advantages of semiconductor-based LEDs compared to OLEDs can include increased efficiency and longer lifespan. High luminous efficacy, expressed in lumens per watt (lm/W), is one of the main advantages of semiconductor-based LED lighting, allowing lower energy or power usage compared to other light sources. Luminance (brightness) is the amount of light emitted per unit area of the light source in a given direction and is measured in candela per square meter (cd/m2) and is also commonly referred to as a Nit (nt). Luminance increases with increasing operating current, yet the luminous efficacy is dependent on the current density (A/cm2), increasing initially as current density increases, reaching a maximum and then decreasing due to a phenomenon known as “efficiency droop.” Many factors contribute to the luminous efficacy of an LED device, including the ability to internally generate photons, known as internal quantum efficiency (IQE). Internal quantum efficiency is a function of the quality and structure of the LED device. External quantum efficiency (EQE) is defined as the number of photons emitted divided by the number of electrons injected. EQE is a function of IQE and the light extraction efficiency of the LED device. At low operating current density (also called injection current density, or forward current density) the IQE and EQE of an LED device initially increases as operating current density is increased, then begins to tail off as the operating current density is increased in the phenomenon known as the efficiency droop. At low current density the efficiency is low due to the strong effect of defects or other processes by which electrons and holes recombine without the generation of light, called non-radiative recombination. As those defects become saturated radiative recombination dominates and efficiency increases. An “efficiency droop” or gradual decrease in efficiency begins as the injection-current density surpasses a characteristic value for the LED device.
-
FIG. 1A is a cross-sectional side view illustration of a bulk LED substrate in accordance with an embodiment. -
FIGS. 1B-1F are cross-sectional side view illustrations of a one-sided process sequence for fabricating an array of LEDs in accordance with embodiments. -
FIG. 2 is a cross-sectional side view illustration of an LED including active layer edges along sidewalls of the LED. -
FIG. 3 is a cross-sectional side view illustration of an LED with a bottom current spreading layer pillar structure with a reduced width compared to the active layer in accordance with an embodiment. -
FIGS. 4A-4E are cross-sectional side view illustrations of a method of forming an LED with an in-situ regrown p-n junction sidewall passivation layer in accordance with an embodiment. -
FIG. 4F is a cross-sectional side view illustration of an LED with an in-situ regrown p-n junction sidewall passivation layer in accordance with an embodiment. -
FIGS. 5A-5H are cross-sectional side view illustrations of a method of forming an LED with vapor etched sidewalls and a regrown sidewall passivation layer in accordance with an embodiment. -
FIG. 5I is a cross-sectional side view illustration of an LED with a regrown sidewall passivation layer in accordance with an embodiment. -
FIGS. 6A-6E are cross-sectional side view illustrations of a method of forming an LED with a diffused sidewall passivation layer in accordance with an embodiment. -
FIG. 6F is a cross-sectional side view illustration of an LED with a diffused sidewall passivation layer in accordance with an embodiment. -
FIGS. 7A-7E are cross-sectional side view illustrations of a method of forming a p-n junction within an LED by selective diffusion in accordance with an embodiment. -
FIG. 7F is a cross-sectional side view illustration of an LED with a selectively diffused p-n junction in accordance with an embodiment. -
FIGS. 8A-8E are cross-sectional side view illustrations of a method of forming an LED with a diffused transverse junction in accordance with an embodiment. -
FIG. 8F is a cross-sectional side view illustration of an LED with a diffused transverse junction in accordance with an embodiment. -
FIGS. 9A-9E are cross-sectional side view illustrations of a method of forming an LED with selective area grown and in-situ growth of a sidewall passivation layer in accordance with an embodiment. -
FIG. 9F is a cross-sectional side view along a x-direction (111) plane of a selectively grown LED with in-situ grown sidewall passivation layer in accordance with an embodiment. -
FIG. 9G is a cross-sectional side view along a y-direction (111) plane of a selectively grown LED with in-situ grown sidewall passivation layer in accordance with an embodiment. -
FIGS. 10A-10D are cross-sectional side view illustrations of a method of forming an LED with a regrown sidewall passivation layer in accordance with an embodiment. -
FIG. 10E is a cross-sectional side view along a x-direction (111) plane of an LED with a regrown sidewall passivation layer in accordance with an embodiment. -
FIG. 10F is a cross-sectional side view along a y-direction (111) plane of an LED with a regrown sidewall passivation layer in accordance with an embodiment. -
FIG. 10G is a cross-sectional side view along a x-direction (111) plane of an LED with a regrown sidewall passivation layer and wide top current spreading layer in accordance with an embodiment. -
FIG. 10H is a cross-sectional side view along a y-direction (111) plane of an LED with a regrown sidewall passivation layer and wide top current spreading layer in accordance with an embodiment. -
FIG. 11A is a close up cross-sectional view of a p-n diode layer formed on a patterned substrate and including orientation dependent doping in accordance with an embodiment. -
FIGS. 11B-11D are cross-sectional side view illustrations of a method of forming an LED p-n junction with orientation dependent doping in accordance with an embodiment. -
FIGS. 11E-11F are cross-sectional side view illustrations of LED p-n junctions with orientation dependent doping in accordance with embodiments. -
FIGS. 12A-12F are cross-sectional side view illustrations of a method of forming an LED with selective etching and mass transport in accordance with an embodiment. -
FIGS. 12G-12H are cross-sectional side view illustrations of LEDs including a notched active layer in accordance with an embodiment. -
FIGS. 13A-13C are cross-sectional side view illustrations of a method of passivating the sidewalls of an LED with surface conversion in accordance with an embodiment. -
FIG. 14A is cross-sectional side view illustration of an LED with quantum dots in the active layer in accordance with an embodiment. -
FIG. 14B is schematic top view illustration of an LED active layer with quantum dots in accordance with an embodiment. -
FIGS. 15A-15C are cross-sectional side view illustrations of a method of forming an LED with nanopillars in the active layer in accordance with an embodiment. -
FIG. 15D is cross-sectional side view illustration of an LED with nanopillars in the active layer in accordance with an embodiment. -
FIG. 15E is cross-sectional side view illustration of an LED with nanopillars in the active layer and a top hat configuration in accordance with an embodiment. -
FIGS. 16A-16D are cross-sectional side view illustrations of a method of forming an LED with heterostructure intermixing at the p-n diode layer sidewalls in accordance with an embodiment. -
FIG. 16E is cross-sectional side view illustration of an intermixed LED heterostructure in accordance with an embodiment. -
FIG. 16F is cross-sectional side view illustration of an intermixed LED heterostructure and quantum well dopant layers in accordance with an embodiment. -
FIGS. 17A-17F are cross-sectional side view illustrations of a method of forming an LED with a sidewall passivation layer in accordance with an embodiment. -
FIG. 18A is a side-view illustration of LEDs integrated into a display panel with embedded circuits in accordance with an embodiment. -
FIG. 18B is a side-view illustration of LEDs integrated into a display panel with micro chips in accordance with an embodiment. -
FIG. 19 is a schematic illustration of a display system in accordance with an embodiment. -
FIG. 20 is a schematic illustration of a lighting system in accordance with an embodiment. - Embodiments describe LEDs and methods of forming LEDs with various structural configurations to mitigate non-radiative recombination at the LED sidewalls. For example, the various structures may include sidewall passivation techniques, current confinement techniques, and combinations thereof. However, certain embodiments may be practiced without one or more of these specific details, or in combination with other known methods and configurations. In the following description, numerous specific details are set forth, such as specific configurations, dimensions and processes, etc., in order to provide a thorough understanding of the embodiments. In other instances, well-known semiconductor processes and manufacturing techniques have not been described in particular detail in order to not unnecessarily obscure the embodiments. Reference throughout this specification to “one embodiment” means that a particular feature, structure, configuration, or characteristic described in connection with the embodiment is included in at least one embodiment. Thus, the appearances of the phrase “in one embodiment” in various places throughout this specification are not necessarily referring to the same embodiment. Furthermore, the particular features, structures, configurations, or characteristics may be combined in any suitable manner in one or more embodiments.
- The terms “above”, “over”, “to”, “between”, “spanning” and “on” as used herein may refer to a relative position of one layer with respect to other layers. One layer “above”, “over”, “spanning” or “on” another layer or bonded “to” or in “contact” with another layer may be directly in contact with the other layer or may have one or more intervening layers. One layer “between” layers may be directly in contact with the layers or may have one or more intervening layers.
- In one aspect, embodiments describe LEDs, which may be micro LEDs, that include certain structural configurations to mitigate non-radiative recombination at the LED sidewalls. It has been observed that the sidewalls for emissive LEDs may represent non-radiative recombination sinks for injected carriers. This may be due to the sidewalls being characterized by unsatisfied bonds, chemical contamination, and structural damage (particularly if dry-etched). Injected carriers recombine non-radiatively at states associated with these defects. Thus, the perimeter of an LED may be optically dead, and the overall efficiency of the LED is reduced. This non-radiative recombination can also be a result of band bending at the surface leading to a density of states were electrons and holes can be confined until they combine non-radiatively. The characteristic distance over which the sidewall surface effect occurs is related to the carrier diffusion length, which may typically be 1-10 μm in some applications in accordance with embodiments. Thus, the efficiency degradation is particularly severe in micro LEDs in which the LED lateral dimensions approach the carrier diffusion length.
- Such non-radiative recombination may have a significant effect on LED device efficiency, particularly when the LED is driven at low current densities in the pre-droop region of its characteristic internal quantum efficiency (IQE) curve where the current is unable to saturate the defects. In accordance with embodiments, sidewall passivation techniques, current confinement structures, and combinations thereof are described such that the amount of non-radiative recombination near the exterior or side surfaces of the active layer can be reduced and efficiency of the LED device increased.
- In some embodiments, the term “micro” LED as used herein may refer to the descriptive size, e.g. length or width, of the LED. In some embodiments, “micro” LEDs may be on the scale of 1 μm to approximately 300 μm, or 100 μm or less in many applications. More specifically, in some embodiments, “micro” LEDs may be on the scale of 1 μm to 20 μm, such as 10 μm or 5 μm where the LED lateral dimensions approach the carrier diffusion length. However, it is to be appreciated that embodiments are not necessarily so limited, and that certain aspects of the embodiments may be applicable to larger, and possibly smaller size scales.
- In an embodiment, the sidewall surface of the LED including at least the active layer is passivated in order to restore the radiative efficiency of the LEDs. A variety of different structural configurations are disclosed for sidewall passivation including various regrowth and diffusion techniques. Such sidewall passivation may have several effects depending upon the particular passivation technique. One effect may be to preserve the lattice structure and minimize defects at the LED sidewalls and/or active layer edges, thereby mitigating the effects of non-radiative combination at the LED sidewalls and/or active layer edges. Another effect may be to move the LED sidewalls and/or active layer edges to an interior of the p-n diode layer, such that the current injection path is confined internally with the p-n diode layer away from the p-n diode layer sidewalls where defects might be present.
- In an embodiment, an in-situ etch is performed to form the LED sidewalls adjacent the active layer. For example, this is performed in an MOCVD epitaxial growth reactor. In this manner, the purely chemical etch introduces minimal structural damage compared to dry etching techniques such as ICP/RIE. The in-situ etch is then followed immediately by in-situ epitaxial regrowth of the sidewall passivation layer on the newly-created surface. Since there is no air exposure, oxidation of the sidewall is eliminated. Since the passivation layer is grown epitaxially on the LED sidewalls, any dangling bonds at the free surface (prior to regrowth) are satisfied. Thus, the lattice structure is preserved and defects are minimized at the LED sidewalls. In this manner, the surface recombination at the LED sidewalls may be mitigated.
- In some embodiments, diffusion techniques result in moving the LED sidewalls and/or lateral edges of the active layer (e.g. including one or more quantum wells) to an interior of the p-n diode layer. Thus, by forming a passivation layer within the p-n diode layer and laterally around the internally confined active layer, a barrier is created to the lateral carrier diffusion from the active layer. Such a barrier may prevent lateral carrier diffusion from the active layer edges to the adjacent p-n diode layer sidewalls where defects might be present. Thus, the passivation layer may be narrower than the above mentioned carrier diffusion length of 1-10 μm in some embodiments.
- A variety of other structural configurations are described to passivate the LED sidewalls, and reduce surface recombination. In an embodiment, epitaxial growth of the sidewall passivation layer is performed ex-situ. For example, this may be performed after vapor etching the LED sidewalls for a GaN-based LED.
- In an embodiment, sidewall passivation is accomplished by diffusion into the exposed p-n diode layer sidewalls to displace the edges of the active layer into an interior of the p-n diode layer.
- In an embodiment, the active layer is formed within the interior of the LED by diffusion. In this manner, the current injection path is directed internally through the LED and away from the sidewalls.
- In an embodiment, LED mesas are selectively grown followed by in-situ growth of a sidewall passivation layer to cover the active layer edges.
- In an embodiment, the LED active layer and cladding layers are grown over a patterned substrate such that n-doping and p-doping within the layers is dependent upon orientation of the surface. For example, in an embodiment, p-dopants and n-dopants are simultaneously flowed into the chamber where they are preferentially deposited on different exposed planes.
- In an embodiment, the active layer is selectively etched to produce a notch between the n-doped cladding layer (or current spreading layer) and the p-doped cladding layer (or current spreading layer). This notch is then filled by mass transport, resulting in edges of the active layer being confined to an interior of the p-n diode layer.
- In an embodiment, the bandgap energy at the p-n diode layer sidewalls is increased by surface conversion. For example, the p-n diode layer sidewalls may be exposed to a vapor chemistry at high temperature in which a group V species evaporates (e.g. As) and is replaced by a group V vapor species (e.g. P). In this manner, the higher bandgap energy at the sidewall surfaces effectively confines the active layer to an interior of the p-n diode layer.
- In an embodiment, deposition conditions and layer strain are controlled in order to take advantage of the miscibility gap of the deposition components in the active layer and form a non-homogenous composition in which certain species segregate and form clumps. In this manner, a quantum dot effect is achieved in which lateral spreading across the active layer is reduced, and resultant sidewall recombination at the surface is reduced.
- In an embodiment, nanopillars are formed by selective growth or patterning. The formation of nanopillars may contribute to the quantum dot effect that takes advantage of carrier localization at the dot or pillar, which may reduce lateral spreading across the active layer. The formation of nanopillars may additionally increase the surface area within the active layer, thereby lessening the relative surface area of the active layer at the LED sidewalls.
- In an embodiment, selective diffusion is utilized to create vacancies, causing interdiffussion at the p-n diode layer sidewalls. In this manner, a higher bandgap energy is created at the sidewall surfaces that effectively confines the active layer to an interior of the p-n diode layer.
- In an embodiment, atomic layer deposition (ALD) is utilized to form a sidewall passivation layer (e.g. Al2O3) surrounding p-n diode layer sidewalls.
- In accordance with some embodiments, any of the above structural configurations may be combined with a current spreading layer pillar structure. For example, either of the p-doped or n-doped layers in a p-n configuration may be considered as current spreading layers. In an embodiment, either of the current spreading layers is patterned such that it is narrower than the active layer including the p-n diode. In some of the exemplary embodiments illustrated, the bottom current spreading layer (e.g. p-doped layer) is patterned to form a pillar structure with reduced width. In this manner, when a potential is applied across the LED, the current injection area within the active layer is modified by the relationship of the areas of the bottom current spreading layer pillar and top current spreading layer. In operation, the current injection area is reduced as the area of the bottom current spreading layer pillar configuration is reduced. In this manner, the current injection area can be confined internally within the active layer away from external or side surfaces of the active layer.
- In addition, when a current spreading layer pillar structure is employed it is possible to design an LED in which a top surface area of the top surface of the p-n diode layer is larger than a surface area of the current confinement region within the active layer. This enables larger LED devices to be fabricated, which may be beneficial for transferring the LED devices using an electrostatic transfer head assembly, while also providing a structure in which the confined current injection area results in an increased current density and increased efficiency of the LED device, particularly when operating at injection currents and injection current densities below or near the pre-droop region of the LED device IQE curve.
- In the following description exemplary processing sequences are described for forming an array of LEDs, which may be micro LEDs. Referring now to
FIG. 1A , a cross-sectional side view illustration is provided of abulk LED substrate 100 including ap-n diode layer 115 formed on the growth substrate in accordance with an embodiment. For example, thep-n diode layer 115 illustrated inFIG. 1A may be designed for emission of primary red light (e.g. 620-750 nm wavelength), primary green light (e.g. 495-570 nm wavelength), or primary blue light (e.g. 450-495 nm wavelength), though embodiments are not limited to these exemplary emission spectra. Thep-n diode layer 115 may be formed of a variety of compound semiconductors having a bandgap corresponding to a specific region in the spectrum. For example, thep-n diode layer 115 can include one or more layers based on II-VI materials (e.g. ZnSe) or III-V materials including III-V nitride materials (e.g. GaN, AlN, InN, InGaN, and their alloys), III-V phosphide materials (e.g. GaP, AlGaInP, and their alloys), and III-V arsenide alloys (AlGaAs). Thegrowth substrate 100 may include any suitable substrate such as, but not limited to, silicon, SiC, GaAs, GaN, and sapphire. - The
p-n diode layer 115 can include a variety of configurations depending upon application. Generally, thep-n diode layer 115 includes a current spreadinglayer 104 of a first dopant type (e.g. n-doped), a current spreadinglayer 112 of opposite dopant type (e.g. p-doped), and anactive layer 108 between the current spreadinglayers active layer 108 may be a single quantum well (SQW) or multi-quantum well (SQW) layer. In an embodiment, a reduced number of quantum wells may offer more resistance to lateral current spreading, higher carrier density, and aid in confining current internally within the completed LED. In an embodiment,active layer 108 includes a SQW. In an embodiment,active layer 108 is a MWQ structure with less than 10 quantum well layers. In an embodiment,active layer 108 is a MWQ structure with 1-3 quantum wells. Additional layers may optionally be included in thep-n diode layer 115. For example, cladding layers 106, 110 may be formed on opposite sides of theactive layer 108 to confine current within theactive layer 108 and may possess a larger bandgap than theactive layer 108. Cladding layers 106, 110 may be doped to match the doping of the adjacent current spreadinglayers cladding layer 106 is doped with an n-type dopant, andcladding layer 110 is doped with a p-type dopant, or vice versa. In accordance with embodiments, the current spreading layers may be functionally similar to cladding layers. - By way of example, in an embodiment the
p-n diode layer 115 is design for emission of red light, and the materials are phosphorus based. The followed listing of materials for red emission is intended to be exemplary and not limiting. For example, the layers forming thep-n diode layer 115 may include AlInP, AlInGaP, AlGaAs, GaP, and GaAs. In an embodiment, current spreadinglayer 104 includes n-AlInP or n-AlGaInP,cladding layer 106 includes n-AlInGaP,cladding layer 110 includes p-AlGaInP, and current spreadinglayer 112 includes p-GaP or p-AlInP. Quantum well 108 may be formed of a variety of materials, such as but not limited to, AlGaInP, AlGaAs, and InGaP. In such an embodiment, asuitable growth substrate 102 may include, but not limited to, silicon, SiC, and GaAs. - By way of example, in an embodiment, the
p-n diode layer 115 is designed for emission of blue or green light, and the materials are nitride based. The followed listing of materials for blue or green emission is intended to be exemplary and not limiting. For example the layers forming thep-n diode layer 115 may include GaN, AlGaN, InGaN. In an embodiment, current spreadinglayer 104 includes n-GaN,cladding layer 106 is optionally not present,cladding layer 110 includes p-AlGaN, and current spreadinglayer 112 includes p-GaN. Quantum well 108 may be formed of a variety of materials, such as but not limited to, InGaN. In such an embodiment, asuitable growth substrate 102 may include, but is not limited to, silicon and sapphire. In an embodiment,cladding layer 106 may not be necessary for nitride based LEDs due to internal piezoelectric and spontaneous polarization fields. -
FIGS. 1B-1F are cross-sectional side view illustrations of a one-sided process sequence for fabricating an array of LEDs. As shown inFIG. 1B , an array ofconductive contacts 116 are formed over thep-n diode layer 115, and thep-n diode layer 115 is etched to formtrenches 118 betweenmesa structures 120.Conductive contacts 116 may include a multiple layer stack. Exemplary layers can include electrode layers, mirror layers, adhesion/barrier layers, diffusion barriers, and a bonding layer for bonding the completed LEDs to a receiving substrate. In an embodiment, theconductive contacts 116 are formed on a p-doped current spreadinglayer 112, and are functionally p-contacts. Etching can be performed utilizing a suitable technique such as dry etching or wet etching. In the embodiment shown inFIG. 1B , trenches are not formed completely through the n-doped current spreadinglayer 104. Alternatively, trenches are formed completely through the n-doped current spreadinglayer 104. In some embodiments, pillars are partially through the p-doped current spreading layer 112 (seeFIG. 3 ). For example, the structure formed inFIG. 3 can be made using a one-sided process, or a two-sided process where the pillars are formed using the one-sided process, and the mesa structures are etched after transferring to the receiving substrate using a two-sided process. - Following the formation of the
mesa structures 120, asacrificial release layer 122 may be formed over the patternedp-n diode layer 115, and then patterned to formopenings 124 over theconductive contacts 116. Thesacrificial release layer 122 may be formed of an oxide (e.g. SiO2) or nitride (e.g. SiNg), though other materials may be used which can be selectively removed with respect to the other layers. The height, width, and length of theopenings 124 will correspond to the height, length, and width of the stabilization posts to be formed, and resultantly the adhesion strength that must be overcome to pick up the array of LEDs (e.g. micro LEDs) that are poised for pick up on the array of stabilization posts. - Referring now to
FIG. 1D , the patterned structure on thegrowth substrate 102 is bonded to acarrier substrate 140 with an adhesive bonding material to formstabilization layer 130. In an embodiment, the adhesive bonding material is a thermosetting material such as benzocyclobutene (BCB) or epoxy. The portion of the stabilization material that fillsopenings 124 corresponds to the stabilization posts 132 of the stabilization layer, and the portion of the stabilization material that fills thetrenches 118 becomes the stabilization cavity sidewalls 134 of the stabilization layer. - After bonding to the
carrier substrate 140, the growth substrate may be removed utilizing a suitable technique such as laser lift-off, etching, or grinding to expose thep-n diode layer 115. Any remaining portions of the n-doped current spreadinglayer 104 connecting theseparate mesa structures 120 may then be removed using etching or grinding to form laterally separate p-n diode layers 115. A topconductive contact layer 142 may then be formed over each laterally separate p-n diodelayer resulting LED 150.FIGS. 1E and 1F represent alternative structures that may be obtained, depending upon the amount of material removed after removal of thegrowth substrate 102 and etching or grinding back to expose themesa structures 120. - In a one-sided process described above the
p-n diode layer 115 is patterned to formmesa structures 120 prior to be being transferred to acarrier substrate 140. Alternatively, LEDs in accordance with embodiments can be fabricated utilizing a two-sided process in which thep-n diode layer 115 is transferred from the growth substrate to acarrier substrate 140, followed by patterning of the p-n diode layer to formmesa structures 120. A variety of processing techniques can be used to obtain similar final structures including sidewall passivation techniques, current confinement techniques, and combinations thereof. Accordingly, while the LEDs structures in the following description are all described using a one-sided processing sequence, this is illustrative and not meant to be limiting. -
FIGS. 2-3 are exemplary cross-sectional side view illustrations of LEDs that may be formed using a one-sided process similar to the one described with regard toFIGS. 1B-1F .FIG. 2 is a cross-sectional side view illustration of an LED includingactive layer 108edges 151 alongsidewalls 153 of the p-n diode layer.FIG. 3 is a cross-sectional side view illustration of an LED with a bottom current spreadinglayer 112 pillar structure with a reduced width compared to theactive layer 108. In the particular structure illustrated inFIG. 3 , the current spreadinglayer pillar 112 may be function to internally confine the current injection path away from theactive layer 108edges 151 alongsidewalls 153 of the p-n diode layer. In eachFIG. 2 andFIG. 3 , theedges 151 of theactive layer 108 may be damaged as a result of etching thesidewalls 153 of thep-n diode layer 115mesa structures 120. Accordingly, edges of the active layer may be a site for non-radiative recombination. In accordance with embodiments described herein, various structural configurations are described to mitigate non-radiative recombination at the edges of the active layer. For example, the various structures may include sidewall passivation techniques, current confinement techniques, and combinations thereof. - Referring now to
FIGS. 4A-4E cross-sectional side view illustrations are provided for a method of forming an LED with an in-situ regrown p-n junction sidewall passivation layer in accordance with an embodiment. The particular processing sequence illustrated inFIGS. 4A-4E may be generic for LEDs of any emission color, including red, blue, and green and may include any of thep-n diode layer 115 configurations described above with regard toFIG. 1A . Furthermore, the processing sequence illustrated inFIGS. 4A-4E may include in-situ etching and regrowth. As shown, amask 117 is formed over thep-n diode layer 115 to etchtrenches 118 at least partially into the doped current spreadinglayer 104. Themask 117 may be formed with a dielectric material, such as SiO2, that can survive the high temperatures and aggressive etch chemistries associated with the etch and regrowth processes. In an embodiment, the etching process is a purely chemical etch that is performed in an metal organic chemical vapor deposition (MOCVD) chamber. In an embodiment,trenches 118 are formed by a first partial dry etch, and then the wafer is transferred to an MOCVD chamber to complete etching of thetrenches 118. In this manner, the final etched surfaces are conditioned by etching in the MOCVD chamber and physical damage created during the dry etching operation is removed by the chemical etching in the MOCVD chamber. Exemplary dry etching techniques that may be used include reactive ion etching (RIE), electro-cyclotron resonance (ECR), inductively coupled plasma reactive ion etching (ICP-RIE), and chemically assisted ion-beam etching (CAME). The dry etching chemistries may be halogen based, containing species such as Cl2, BCl3, or SiCl4. The etching temperature within the MOCVD chamber may additionally be at an elevated temperature, such as 400° C.-700° C. The specific etching chemistry may include a combination of a corrosive etchant and group V decomposition suppressant to stabilize the group V element, and suppress decomposition that may otherwise occur at the elevated etching temperature. - In an embodiment, the LED is designed for red emission, and the
p-n diode layer 115 is phosphorus based. In such an embodiment, the etching chemistry includes a corrosive etchant such as HCl or Cl2, and a group V decomposition suppressant such as PH3. In an embodiment, the LED is designed for green or blue emission, and thep-n diode layer 115 is nitride-based. In such an embodiment, the etching chemistry includes a corrosive etchant such as HCl, Cl2, or H2 (or combinations thereof), and a group V decomposition suppressant such as NH3. - Following the formation of
trenches 118, apassivation layer 402 is epitaxially regrown in thetrenches 118. The regrowth ofpassivation layer 402 is performed in-situ in the MOCVD chamber immediately after etchingtrenches 118, and without exposure to air or removal from the MOCVD chamber. Since thepassivation layer 402 is epitaxially regrown on a pristine surface, it serves as surface passivator to the p-n diode, and specifically theactive layer 108. In accordance with embodiments, thepassivation layer 402 has a higher bandgap than the individual layers within thep-n diode layer 115. Thepassivation layer 402 may also be p-type. For phosphorus based red emitting LEDs, thepassivation layer 402 may be p-doped with Mg or Zn dopants. For example, the passivation layer may be AlInGaP:Mg,Zn. For nitride-based green or blue emitting LEDs, thepassivation layer 402 may be p-doped with Mg. For example, the passivation layer may be AlGaN:Mg. For nitride-based green or blue emitting LEDs, thepassivation layer 402 may be made insulating with C or Fe dopants. For example, the passivation layer may be AlGaN:C,Fe. -
Mask 117 may then be removed, followed by the formation ofconductive contacts 116 on the exposed portion of the p-n diode layer 115 (e.g. p-doped current spreading layer 112) as illustrated inFIG. 4C .Trenches 410 are then etched through thepassivation layer 402 andp-n diode layer 115 to formmesa structures 420 as illustrated inFIG. 4D . For example, dry etching techniques may now be used. Alternatively,trenches 410 are wet etched to reduce the surface damage to sidewalls of thep-n diode layer 115, which become p-n diode layer sidewalls 153 of the LED. In another embodiment, a combination of dry etching followed by wet etching is used. Themesa structures 420 may then be transferred to thecarrier substrate 140 and topconductive contact 142 formed similarly as discussed above with regard toFIGS. 1B-11F . -
FIG. 4F is a cross-sectional side view illustration of an LED with an in-situ regrown p-n junction sidewall passivation layer in accordance with an embodiment. As shown, thepassivation layer 402 laterally surrounds theLED sidewalls 151, which also correspond to the edges of theactive layer 108, and the p-ndiode layer sidewalls 153. In such an embodiment, since the in-situ etch is purely chemical, introducing no structural damage, and because there is no air exposure, chemical contamination is eliminated. Thepassivation layer 402 is epitaxially grown, thereby satisfying all bonds at the original surface. In this manner, the surface recombination is minimized and the LED's radiative efficiency is restored. Still referring toFIG. 4F , the regrown p-njunction passivation layer 402 may be formed of a high bandgap material, and therefore has a higher turn-on voltage (Vo2) than the emitting p-n junction Vo1, i.e. Vo2>Vo1. As a result, the current will preferentially flow through the intended region which emits light. -
FIGS. 5A-5H are cross-sectional side view illustrations of a method of forming an LED with vapor etched sidewalls and a regrown sidewall passivation layer in accordance with an embodiment. In an embodiment, the processing sequence illustrated inFIGS. 5A-5H is directed toward green or blue emitting, nitride-based LEDs. As described above,AlGaN cladding layer 106 may be omitted due to internal piezoelectric and spontaneous polarization fields. Furthermore,cladding layer 110 may additionally omitted from the p-n diode layer illustrated inFIG. 5A . As described above, micro LEDs in accordance with embodiments may operate at lower currents than conventional LEDs. Accordingly, in an embodiment, the AlGaN cladding layers 106, 110 may not be necessary in either side of thequantum well 108. In an embodiment, thep-n diode layer 115 includes a p-GaN layer 112, InGaNactive layer 108, and n-GaN layer 104. - As illustrated in
FIG. 5B , a thinsemiconductor mask layer 513 is formed over thep-n diode layer 115. In an embodiment,semiconductor mask layer 513 is formed of AlGaN. Referring now toFIGS. 5C-5D ,trenches 118 are etched at least partially through thep-n diode layer 115 to form themesa structures 520. Initially RIE/ICP etching may be used to etch ashallow trench 118 through the AlGaNsemiconductor mask layer 513. This may be followed by a H2+NH3 vapor etching at high temperature to complete the etching oftrenches 118. For example, H2+NH3 vapor etching may result in minimal structural damage compared to RIE/ICP etching, and can be etched at a planar rate of approximately 200 nm/hour, forming vertical m-plane sidewalls. Since, AlGaN cladding layers 106, 110 are not present they will not interfere with or block the H2+NH3 vapor etching. When the trenches are properly oriented, vertical sidewalls may be obtained. - Referring now to
FIGS. 5E-5H , an epitaxially regrownpassivation layer 502 can be formed over the patterned p-n diode layer and semiconductor mask layers 513. For example,passivation layer 502 may be regrown p-GaN. In accordance with embodiments, epitaxial regrowth ofpassivation layer 502 is ex-situ from the vapor etching oftrenches 118. In the exemplary embodiment, there are no aluminum-containing layers within thep-n diode layer 115, and accordingly, the sidewalls of themesa structures 520 are not oxidized after vapor etching. Accordingly, the epitaxially regrownpassivation layer 502 may match the lattice structure of the vapor etched sidewalls with minimal defects. In a particular embodiment, thepassivating layer 502 is epitaxially regrown in-situ, i.e., immediately after vapor etch in an MOCVD reactor, so that there is no air-exposure.Trenches 518 are then etched through epitaxially regrownpassivation layer 502, and the structure transferred to acarrier substrate 140 as previously described.FIG. 5I is a cross-sectional side view illustration of an LED with a regrown sidewall passivation layer in accordance with an embodiment. As illustrated, theLED 550 includespassivation layer 502 formed around thesidewalls 153 and underneath thep-n diode layer 115, and the bottomconductive contact 116 is formed on the p-dopedpassivation layer 502. As shown, thepassivation layer 502 does not completely cover sidewalls of the n-doped current spreadinglayer 104, and does not reach the top surface of the p-n diode layer. In this manner, a p-n junction is created at the interface of 502-104 which has a higher turn-on voltage than at theactive layer 108, and current preferentially flows through the intended region which emits light. Additionally, in the embodiment illustrated, thepassivation layer 502 laterally surrounds theactive layer 108 within theLED 550 such that edges 151 of theactive layer 108 are passivated by thepassivation layer 502. -
FIGS. 6A-6E are cross-sectional side view illustrations of a method of forming an LED with a diffused sidewall passivation layer in accordance with an embodiment. In an embodiment,FIGS. 6A-6E are directed toward phosphorus based LEDs designed for emission of red light. In an embodiment,p-n diode layer 115 includes any of the compositions discussed above with regard toFIG. 1A . Referring now toFIG. 6A , thep-n diode layer 115 is patterned to formtrenches 118 at least partially through current spreadinglayer 104. Amask 605 may be used to define themesa structures 120 during etching of thetrenches 118. Following the formation of trenches 118 a diffusion operation is performed to diffuse a species into the sidewalls of themesa structures 120 andform passivation layer 602. Diffusion may additionally occur on the exposed surface of thep-n diode layer 115 between themesa structures 120, and optionally on top of themesa structures 120 if themask 605 has been removed. The diffusion and formation ofpassivation layer 602 displaces the previously exposed p-n junction (and active layer 108) into an interior of the LED. As a result, the p-n junction does not intersect the surface, and is formed of undamaged material. In one particular embodiment, an intermixed heterostructure is created. Specifically, in this embodiment, the AlInGaP heterostructure is grown under conditions and substrate orientation to spontaneously produce an ordered alloy crystal structure (CuPt-type ordering which comprises a GaAlP-InP monolayer superlattice on the (111) crystal planes). The ordered alloy cladding layer 106 (e.g. n-AlInGaP), quantum well layer 108 (InGaP), and cladding layer 110 (e.g. p-AlGaInP) are characterized by a lower bandgap energy. The above-described diffusion process may randomize this alloy, thereby raising its bandgap energy. The randomized sidewall, with higher bandgap energy, naturally forms a potential barrier which suppresses sidewall recombination. Thereby the randomized AlInGaP forms apassivation layer 602. A variety of methods may be employed to form thepassivation layer 602, including implantation, vapor diffusion, and coating a source layer followed by heating (solid source diffusion). - In an embodiment, a p-dopant such as Zn or Mg is implanted and/or diffused to change the n-type layers (110, 112) to p-type in the
passivation layer 602. Alternatively, another species such as Fe, Cr, Ni, or another dopant can be added to make thepassivation layer 602 semi-insulating. Alternatively, He or H can be implanted, also known as proton bombardment or proton implantation. The damage created by proton bombardment in turn increases the resistivity of the implantedpassivation layer 602. Implantation energy may be controlled so as to not create too much damage so as to act as a significant source for non-radiative recombination. - Following the formation of the
passivation layer 602, the structure may be processed similarly as described above with regard toFIGS. 1B-1F to formLEDs 650.FIG. 6F is a cross-sectional side view illustration of an LED with a diffused sidewall passivation layer in accordance with an embodiment. As illustrated, theLED 650 includespassivation layer 602 formed within thesidewalls 153 of thep-n diode layer 115. As shown, thepassivation layer 602 does not completely cover sidewalls of the n-doped current spreadinglayer 104, and does not reach the top surface of the p-n diode layer. In this manner, a p-n junction is created at the interface of 602-104 in which has a higher turn-on voltage than at theactive layer 108, and current preferentially flows through the intended region which emits light. Additionally, in the embodiment illustrated, thepassivation layer 602 laterally surrounds theactive layer 108 within theLED 650 such that the LED sidewalls 151 (corresponding to the edges of the active layer 108) are internally confined within the p-ndiode layer sidewalls 153 that have been converted topassivation layer 602. -
FIGS. 7A-7E are cross-sectional side view illustrations of a method of forming a p-n junction within an LED by selective diffusion in accordance with an embodiment. In the particular embodiment illustrated inFIG. 7A , theepitaxial layer 715 differs slightly from thep-n diode layer 115 illustrated inFIG. 1A in that layers 710, 712 are n-doped rather than p-doped (layers 110, 112). Thus, the startingepitaxial layer 715 includes an n-/n heterostructure, and a p-n junction is not yet formed. In an embodiment,epitaxial layer 715 includes (n)-AlInPcurrent spreading layer 104, (n)-AlInGaP cladding layer 106,quantum well layer 108, (n-)-AlGaInP cladding layer 710, and (n-) AlInPcurrent spreading layer 712. In accordance with the embodiment illustrated inFIGS. 7A-7E the p-n junction is formed by diffusion of a p-dopant such as Mg or Zn into current spreadinglayer 712, andcladding layer 710. Diffusion can be from a solid source, or vapor as described above with regard toFIG. 6A-6E . - Referring
FIG. 7B , p-dopedregion 702 is diffused into thecladding layer 710 and current spreadinglayer 712 as described above, stopping before the p-dopant encroaches into theactive layer 108. Following the diffusion, an insulatinglayer 711 is formed over theepitaxial layer 715. Insulatinglayer 711 may be formed of a variety of materials, including SiO2 and SiNx. Referring now toFIG. 7C , openings are formed in the insulatinglayer 711, andconductive contacts 116 are formed over the openings, andtrenches 118 are then etched through the insulatinglayer 711 andepitaxial layer 715 to formmesa structures 720. The processing sequence illustrated inFIGS. 7D-7E may then be similar to that described above with regard toFIGS. 1B-1F to formLEDs 750. -
FIG. 7F is a cross-sectional side view illustration of an LED with a selectively diffused p-n junction in accordance with an embodiment. As illustrated, theLED 750 includes an internally confined p-dopedregion 702 extending through (n-) doped current spreadinglayer 712, and (n-) dopedcladding layer 710. Insulatinglayer 711 may optionally be formed in order to cover the junction between p-dopedregion 702 and (n-) doped current spreadinglayer 712 so that the bottomconductive contact 116 does not make contact with the (n-) doped current spreadinglayer 712. In the embodiment illustrated inFIG. 7F , the current injection region into theactive layer 108 is confined internally within the LED by the p-dopedregion 702. -
FIGS. 8A-8E are cross-sectional side view illustrations of a method of forming an LED with a diffused transverse junction in accordance with an embodiment. In an embodiment,epitaxial layer 815 illustrated inFIG. 8A is identical to theepitaxial layer 715 illustrated inFIG. 7A , withlayers layers FIGS. 8A-8E is substantially similar to that illustrated inFIGS. 7A-7E with the difference being that the p-dopedregions 802 are formed throughlayers layer 104. -
FIG. 8F is a cross-sectional side view illustration of anLED 850 with a diffused transverse junction in accordance with an embodiment. As illustrated, the p-n junction becomes a lateral junction formed within theactive layer 108. In the embodiment illustrated inFIG. 8F , the current injection region into theactive layer 108 is confined internally within the LED by the p-dopedregion 802. Furthermore, the p-n junction is transverse, and confined internally within theLED 850. -
FIGS. 9A-9E are cross-sectional side view illustrations of a method of forming an LED with selective area grown and in-situ growth of a sidewall passivation layer in accordance with an embodiment. In an embodiment, the method illustrated inFIGS. 9A-9E is directed toward phosphorus based LEDs designed for emission of red light, and having a cubic crystal structure. The method illustrated inFIGS. 9A-9E may be applicable to other types of crystal structures, and may result in more complex sidewall shapes. Referring toFIG. 9A , a patternedmask layer 111 is formed over agrowth substrate 102. In an embodiment, the patternedmask layer 111 is formed directly on agrowth substrate 102 that will eventually be removed. In the particular embodiment illustrated, the patternedmask layer 111 is formed on a partially formed current spreadinglayer 104.Mesa structures 920 may then be selectively grown in the pre-defined openings within the patternedmask layer 111.Mesa structures 920 may include epitaxial layers similar to those described above with regard top-n diode layer 115 ofFIG. 1A for emission of red light. In an embodiment, selective area growth results in no-growth (111) sidewalls, on a near-(100) surface. Following the formation ofmesa structures 920 including the p-n diode layer, an in-situsidewall passivation layer 902 is grown (in-situ with growth of the mesa structures). In an embodiment, the passivation layer includes AlInP, which may be p-doped. In an embodiment, thepassivation layer 902 is grown in-situ, immediately following formation of themesa structures 920, without removing from the MOCVD reactor. Thepassivation layer 902 grows conformally by reducing the growth temperature to avoid evaporation or migration of the deposition species. Following the formation of thesidewall passivation layer 902,conductive contacts 116 are formed and the processing sequence may be performed similarly as described above with regard toFIGS. 1B-1F to formLEDs 950. -
FIG. 9F is a cross-sectional side view along a x-direction (111) plane of a selectively grown LED with an in-situ grown sidewall passivation layer in accordance with an embodiment.FIG. 9G is a cross-sectional side view along a y-direction (111) plane of a selectively grown LED with in-situ grown sidewall passivation layer in accordance with an embodiment. As illustrated inFIGS. 9F-9G , thepassivation layer 902 may be similar to that described above with regard toFIG. 5I . As illustrated, theLED 950 includespassivation layer 902 formed around thesidewalls 153 and underneath thep-n diode layer 115, and the bottomconductive contact 116 is formed on the p-dopedpassivation layer 902. As shown, thepassivation layer 902 does not completely cover sidewalls of the n-doped current spreadinglayer 104, and does not reach the top surface of the p-n diode layer. In this manner, a p-n junction is created at the interface of 902-104 in which has a higher turn-on voltage than at theactive layer 108, and current preferentially flows through the intended region which emits light. Additionally, in the embodiment illustrated, thepassivation layer 902 laterally surrounds theactive layer 108 within theLED 950 such that edges 151 of theactive layer 108 are passivated by thepassivation layer 902. -
FIGS. 10A-10D are cross-sectional side view illustrations of a method of forming an LED with a regrown sidewall passivation layer in accordance with an embodiment. In an embodiment, the method illustrated inFIGS. 10A-10D is directed toward phosphorus based LEDs (e.g. AlGaInP) designed for emission of red light, and having a cubic crystal structure. Referring toFIG. 10A , ap-n diode layer 115 is formed on agrowth substrate 102, similarly as described above with regard toFIG. 1A . Thep-n diode layer 115 is then wet chemical etched to form (111) sidewalls. Referring toFIG. 10B , themask layer 1010 used during the wet chemical etch may remain or be removed prior to epitaxial growth ofpassivation layer 1002 along the (111) sidewalls. In an embodiment,passivation layer 1002 includes GaN, which can be insulating compared to thep-n diode layer 115. Alternatively, it may be grown p-type. Because the sidewalls have a (111) crystal surface orientation, they serve as a proper seed surface for epitaxial growth of the hexagonal structure AlGaN. Thereby the quality of the regrown epitaxial interface is improved to reduce surface recombination. In another embodiment, this structure may be formed entirely in an in-situ process, where the (111) sidewall mesa structures are formed by selective growth as described with regard toFIGS. 9A-9G , then immediately passivated in-situ by epitaxial growth of insulating or p-type GaN. Referring toFIGS. 10C-10D , themask layer 1010 is removed and the structure is processes similarly as described above with regard toFIGS. 1B-1F to formLEDs 1050. -
FIG. 10E is a cross-sectional side view along a x-direction (111) plane of an LED with a regrown sidewall passivation layer in accordance with an embodiment.FIG. 10F is a cross-sectional side view along a y-direction (111) plane of an LED with a regrown sidewall passivation layer in accordance with an embodiment. As illustrated inFIGS. 10E-10F thepassivation layer 1002 is formed around the p-n diode layer sidewalls 153 (also corresponding to the LED sidewalls 151). Since thepassivation layer 1002 is epitaxially grown, the bonds are satisfied at theLED sidewalls 151. In this manner, the surface recombination is minimized. Furthermore, since theLED 1050 does not include an Al-containing layer in thep-n diode layer 115, thep-n diode layer 115 can be wet etched and then transferred to a chamber for epitaxial growth without oxidation of the exposed layers after wet etching. -
FIGS. 10G-10H are similar toFIGS. 10E-10F , with a difference being that the LEDs are patterned to include a wide top current spreadinglayer 104. In this manner, the topconductive contact 104 can be made larger, with less risk of making direct contact through thepassivation layer 1002. - Referring now to
FIGS. 11A-11D , cross-sectional side view illustrations are provided for a method of forming an LED p-n junction with orientation dependent doping in accordance with an embodiment.FIG. 11A is a close up cross-sectional view of a p-n diode layer formed on a patterned substrate and including orientation dependent doping in accordance with an embodiment. In an embodiment, the method illustrated inFIGS. 11A-11D is directed toward phosphorus based LEDs designed for emission of red light. As shown inFIG. 11A , agrowth substrate 1002, such as (100) GaAs substrate is formed withetched steps 1101. Ap-n diode layer 1115 is then epitaxially grown on thepatterned growth substrate 1002. In an embodiment, the p-n diode layer includes n-AlInPcurrent spreading layer 104, n-AlInGaP:Se orSi cladding layer 106, InGaPactive layer 108, p-AlInGaP:Mg cladding layer 1110A, co-doped AlGaInP:Mg+Se cladding layer 1110B, p-AlInGaP:Mg cladding layer 1110C, and p-GaPcurrent spreading layer 112. - Specifically, the particular method of forming the cladding layers 1110A-C, and particularly
cladding layer 1110B implements orientation-dependence of n, p doping within thecladding layer 1110B. Specifically, an n-type cladding layer 1110B is formed on the (100) planar surfaces, and a net p-type cladding layer 1110B is formed along the sloped regions. Thus, Se is incorporated within theAlGaInP cladding layer 1110B at (100) orientation, while Mg is preferentially incorporated within theAlGaInP cladding layer 1110B along the misoriented slope resulting inp-n diode layer 1115 in which the p-n junction is located on the sloped sidewalls, while n-p-n-p junctions are formed on the (100) surface. Thus, the current injection path preferentially (illustrated as an arrow inFIG. 11A ) flows through the p-n junction formed on the sloped sidewalls. Referring now toFIGS. 11B-11D , the processing sequence is similar to that described above with regard toFIGS. 1B-1F to formLEDs 1150. -
FIGS. 11E-11F are cross-sectional side view illustrations of LED p-n junctions with orientation dependent doping in accordance with embodiments. As illustrated inFIGS. 11E-11F , the p-n junction, and current injection paths (illustrated as arrows inFIGS. 11E-11F ) are located internally within theLED 1150 away from theactive layer 108 edges along sidewalls 153 of the p-n diode layer. In the embodiment illustrated inFIG. 11E , a portion of thegrowth substrate 102 is left behind within theresultant LED 1150. In the embodiment illustrated inFIG. 11F , thickness of thep-n diode layer 1115 is sufficient enough to fill the internal portion of theLED 1150. For example, current spreadinglayer 104 may fill the interior portion of theLED 1150. -
FIGS. 12A-12F are cross-sectional side view illustrations of a method of forming an LED with selective etching and mass transport in accordance with an embodiment. Referring toFIG. 12A , ap-n diode layer 115 is formed on agrowth substrate 102, similarly as described above with regard toFIG. 1A . Thep-n diode layer 115 may be designed for red, green, or blue emission. Though, the particular processing sequence may depend upon whether thep-n diode layer 115 nitride based or phosphorus based. - Referring now to
FIG. 12B ,trenches 118 are formed through thep-n diode layer 115 to formmesa structures 120 as previously described. In an embodiment, thep-n diode layer 115 is phosphorus based, and a selective etch of an InGaPactive layer 108 is performed to create a notch in the active layer as illustrated inFIG. 12C . In an embodiment, thep-n diode layer 115 is nitride based, and a light activated (e.g. between 365 and 450 nm) photo-electrochemical etch selectively removes a portion of an InGaNactive layer 108 to produce a notch. Referring now toFIG. 12D , mass-transport at high temperatures causes mass-transport of the adjacent materials to form a new p-n junction that envelops the notchedactive layer 108. It is contemplated that mass-transport may possibly envelop the edges of theactive layer 108 without first forming a notch. In an embodiment in which thep-n diode layer 115 is phosphorus based, mass transport is caused by exposure to PH3+H2 at high temperature. In such an embodiment the adjacent p-AlInGaP cladding layer 110 and n-AlInGaP cladding layer 106 envelope the InGaPactive layer 108. In an embodiment in which thep-n diode layer 115 is nitride based, mass transport is caused by exposure to NH3+H2 at high temperature. In such an embodiment the adjacent p-GaNcurrent spreading layer 112 and n-GaNcurrent spreading layer 104 envelope the InGaNactive layer 108. Referring toFIGS. 12E-12F , the structure may then be processed similarly as described above with regard toFIGS. 1B-1F to formLEDs 1250. -
FIGS. 12G-12H are cross-sectional side view illustrations of LEDs including a notched active layer in accordance with an embodiment. As illustrated inFIG. 12G , the adjacent p-AlInGaP cladding layer 110 and n-AlInGaP cladding layer 106 envelope the InGaPactive layer 108. As illustrated inFIG. 12H , the adjacent p-GaNcurrent spreading layer 112 and n-GaNcurrent spreading layer 104 envelope the InGaNactive layer 108. In each embodiment, theedges 151 of theactive layer 108 are internally confined within theLED 1250, inside of the p-ndiode layer sidewalls 153. -
FIGS. 13A-13C are cross-sectional side view illustrations of a method of passivating the sidewalls of an LED with surface conversion in accordance with an embodiment.FIGS. 13A-13B are substantially similar toFIGS. 12A-12B for a phosphorus based p-n diode structure, with a slight difference in composition. Referring toFIG. 13C theactive layer 108, and optionally the cladding layers 106, 110 include arsenic in their alloys. In an embodiment, aluminum may additionally be included in thelayers mesa structures 120 are exposed to PH3+H2 vapor at high temperature, which results in incongruent sublimation in which the group V species evaporate. The escaping As species is replaced by P, and the surface bandgap energy is raised. As a result, theedges 151 of theactive layer 108 become internally confined within the LED, inside of the p-ndiode layer sidewalls 153. -
FIG. 14A is cross-sectional side view illustration of an LED with quantum dots in the active layer in accordance with an embodiment. In an embodiment, the structure illustrated inFIG. 14A is directed toward phosphorus based LEDs designed for emission of red light. In an embodiment, anLED 1450 includes a quantum dotactive region 1408 in which injected carriers are localized at the quantum dots and less likely to diffuse to theLED sidewalls 151.FIG. 14B is schematic top view illustration of an LED active layer withquantum dots 1409 in accordance with an embodiment. In an embodiment,cladding layer 1410 is formed of p-AlInP,cladding layer 1406 is formed of n-AlInP, andactive layer 108 is formed of (Al)GaInP. During formation of the layers, deposition is controlled such that compressive strain causes segregation of In into In-rich areas. Deposition conditions can also be controlled to take advantage of the miscibility gap to form In-rich areas. In this manner, the In-rich quantum dot clumps, with lower band gaps, trap the carriers and suppress lateral diffusion to theLED sidewalls 151. Detection of the quantum dot clumps in the non-homogenousactive layer 108 may be detected by, for example, photoluminescence. Exemplary, quantum dot clumps 1409 depends upon the lens scale over which low band gap regions are formed, and may be on the order of 10-20 nm in an embodiment. -
FIGS. 15A-15C are cross-sectional side view illustrations of a method of forming an LED with nanopillars in the active layer in accordance with an embodiment. In an embodiment, the structure illustrated inFIG. 15A is directed toward nitride based LEDs designed for emission of green or blue light. In an embodiment,p-n diode layer 1515 includes a n-GaNcurrent spreading layer 104, p-AlGaN cladding layer 110, and p-GaNcurrent spreading layer 112. Multiple layers may form the active layer. In an embodiment, multiple active layers include InGaN. In an embodiment, a first In1GaNactive layer 1508A includes a plurality ofnanopillars 1509. Thenanopillars 1509 can be formed spontaneously by compressive strain in the In1GaNactive layer 1508A. In an embodiment, thenanopillars 1509 are formed by selective growth, or patterning. After forming the first In1GaNactive layer 1508A, a second In2GaNactive layer 1508B is formed with higher indium content than in the first In1GaNactive layer 1508A. As a result, a larger concentration of indium may be located on the quantum dots, ornanopillars 1509. The indium segregation may additionally increase the size of thenanopillars 1509. Following the formation of the second In2GaNactive layer 1508B and third In3GaNactive layer 1508C is grown over and buries the quantum dots, ornanopillars 1509. In an embodiment, the indium content in In3GaNactive layer 1508C is less than the indium content in In2GaNactive layer 1508B, and may be the same as with In1GaNactive layer 1508A. Referring toFIGS. 15B-15C , the structure may be processed similarly as described above with regard toFIGS. 1B-1F to formLEDs 1550.FIG. 15D is cross-sectional side view illustration of an LED with nanopillars in the active layer in accordance with an embodiment.FIG. 15E is cross-sectional side view illustration of an LED with nanopillars in the active layer and a top hat configuration in accordance with an embodiment. As illustrated the bottom p-doped current spreadinglayer 112 is formed in a pillar formation. In the embodiments illustrated, theLEDs 1550 include quantum dots, ornanopillars 1509 within the active region 1508 in which injected carriers are localized at and less likely to diffuse to theLED sidewalls 151, which also correspond to the p-ndiode layer sidewalls 153. -
FIGS. 16A-16D are cross-sectional side view illustrations of a method of forming an LED with heterostructure intermixing at the p-n diode layer sidewalls in accordance with an embodiment. In an embodiment, the structure illustrated inFIG. 16A is directed toward phosphorus based LEDs designed for emission of red light, and may include ap-n diode layer 115 similar as with described above with regard toFIG. 1A . Still referring toFIG. 16A ,injection masks 1601 are formed over the current spreadinglayer 112. A thermal operation is then performed to cause diffusion or intermixing, depending upon the material of the injection masks 1601. In an embodiment, theinjection masks 1601 are formed of silicon. In such an embodiment, silicon diffuses from the surface to form an intermixedregion 1602. Diffusion of silicon causes group III vacancies, which enable group III atoms (Al, Ga, In) to exchange lattice positions on the group III sublattice to form a homogeneous alloy across layers 106 (originally AlInGaP), 108 (originally InGaP), 110 (originally AlGaInP). Still referring toFIG. 16B , after silicon diffusion, a blanket Zn-donor layer is optionally formed over current spreadinglayer 112 and diffused into the surface to form p-dopedlayer 1603 across the surface, particularly where silicon (n-dopant) was diffused. - Referring now to
FIGS. 16C-16D ,trenches 118 are etched through thep-n diode layer 115 and the structure is patterned similarly as described above with regard toFIGS. 1B-11F to formLEDs 1650.FIG. 16E is cross-sectional side view illustration of an intermixed LED heterostructure in accordance with an embodiment. As shown the intermixedregions 1602 are formed adjacent theactive layer 108 such that theedges 151 of theactive layer 108 are internally confined within the p-ndiode layer sidewalls 153. - In another embodiment, the
injection masks 1601 are formed of SiO2, which inject group III vacancies into the underlying material. In such an embodiment, Al, Ga, In diffuse into the SiO2 to form the intermixedregion 1602 were Al, Ga, and In are intermixed. In such an embodiment, since an n-dopant is not being diffused into the substrate, it may not be necessary to form p-dopedlayer 1603. - In another embodiment illustrated in
FIG. 16F ,injection masks 1601 are formed of SiO2, and Si doping layers 1611 are formed in the vicinity of the one or moreactive layers 108. The Si doping layers 1611 may function to accelerate the intermixing in the vicinity of theactive layers 108. - In accordance with embodiments, the array of LEDs may then be transferred from the carrier substrate to a receiving substrate, such as a lighting or display substrate. In an embodiment, the transfer may be accomplished by selective removal of the sacrificial release layer, for example by vapor HF etch followed by electrostatic transfer of the array of LEDs using a transfer tool including an array of electrostatic transfer heads.
-
FIGS. 17A-17F are cross-sectional side view illustrations of a method of forming an LED with a sidewall passivation layer in accordance with an embodiment. Referring toFIG. 17A , abulk LED substrate 100 is illustrated, similarly as previously described above with regard toFIG. 1A . In addition, aconductive oxide layer 160, such as ITO, may be formed over thep-n diode layer 115. For example, theconductive oxide layer 160 may make ohmic contact with a current spreading layer (e.g. 112) or cladding layer (e.g. 110) of thep-n diode layer 115. Theconductive oxide layer 160 andp-n diode layer 115 may then be patterned to formtrenches 118, as illustrated inFIG. 17B . Following the formation oftrenches 118, the substrate may be conditioned. For example, this may include an acid dip to remove native oxide or residual contamination in an HCl or bromine based mixture. Then an in-situ plasma treatment may optionally be performed, for example using argon, hydrogen, or nitrogen. - Referring now to
FIG. 17C , asidewall passivation layer 170 is formed over and between themesa structures 120. In an embodiment,sidewall passivation layer 170 is formed using atomic layer deposition (ALD), For example, sidewall passivation layer may 170 be Al2O3, though other materials may be used. In an embodiment,sidewall passivation layer 170 is between 0-1,000 nm thick, such as 1-100 nm thick, and may have a uniform thickness that conforms the underlying substrate topography, and forms an outline around themesa structures 120. Thesidewall passivation layer 170 may then be patterned to formopenings 170 over themesa structures 120 that expose the patternedconductive oxide layer 160. For example, this may be accomplished using a fluorine based dry etching technique. - Bottom
conductive contacts 116 may then be formed on the exposed portions of conductive oxide layers 160 withinopenings 172 as illustrated inFIG. 17D . Referring toFIG. 17E , a patternedsacrificial oxide layer 122 is formed, and the patterned structure is bonded to acarrier substrate 140 with an adhesive bonding material to formstabilization layer 130. After bonding to thecarrier substrate 140, thegrowth substrate 102 may be removed utilizing a suitable technique such as laser lift-off, etching, or grinding to expose thep-n diode layer 115. Any remaining portions of thep-n diode layer 115 connecting theseparate mesa structures 120 may then be removed using etching or grinding to form laterally separate p-n diode layers 115. A topconductive contact layer 142 may then be formed over each laterally separate p-n diodelayer resulting LEDs 150 as illustrated inFIG. 17F . As shown, the ALDsidewall passivation layer 170 spans along thep-n diode layer 115 sidewalls 153 (e.g. including the top current spreadinglayer 104, theactive layer 108, and the bottom current spreading layer 112), as well as underneath theconductive oxide layer 160. - Referring now to
FIG. 18A , in an embodiment, an array ofLEDs 150 is transferred and bonded to a display substrate. WhileLEDs 150 are illustrated, this is exemplary, and any of the above described LEDs may be used. For example, thedisplay substrate 300 may be a thin film transistor (TFT) display substrate (i.e. backplane) similar to those used in active matrix OLED display panels.FIG. 18A is a side-view illustration of a display panel in accordance with an embodiment. In such an embodiment, the display substrate is a TFT substrate including working circuitry (e.g. transistors, capacitors, etc.) to independently drive each subpixel.Substrate 300 may include a non-pixel area and a pixel area (e.g. display area) including subpixels arranged into pixels. The non-pixel area may include a data driver circuit connected to a data line of each subpixel to enable data signals (Vdata) to be transmitted to the subpixels, a scan driver circuit connected to scan lines of the subpixels to enable scan signals (Vscan) to be transmitted to the subpixels, a power supply line to transmit a power signal (Vdd) to the TFTs, and a ground ring to transmit a ground signal (Vs s) to the array of subpixels. The data driver circuit, scan driver circuit, power supply line, and ground ring can all be connected to a flexible circuit board (FCB) which includes a power source for supplying power to the power supply line and a power source ground line electrically connected to the ground ring. It is to be appreciated, that this is one exemplary embodiment for a display panel, and alternative configurations are possible. For example, any of the driver circuits can be located off thedisplay substrate 300, or alternatively on a back surface of thedisplay substrate 300. Likewise, the working circuitry (e.g. transistors, capacitors, etc.) formed within thesubstrate 300 can be replaced withmicrodriver chips 350 bonded to the top surface of thesubstrate 300 as illustrated inFIG. 18B . - In the particular embodiment illustrated in
FIG. 18A , the TFT substrate includes a switching transistor T1 connected to a data line from the driver circuit and a driving transistor T2 connected to a power line connected to the power supply line. The gate of the switching transistor T1 may also be connected to a scan line from the scan driver circuit. A patternedbank layer 326 includingbank openings 327 is formed over thesubstrate 300. In an embodiment,bank openings 327 correspond to subpixels.Bank layer 326 may be formed by a variety of techniques such as ink jet printing, screen printing, lamination, spin coating, CVD, PVD and may be formed of opaque, transparent, or semitransparent materials. In an embodiment,bank layer 326 is formed of an insulating material. In an embodiment, bank layer is formed of a black matrix material to absorb emitted or ambient light. Thickness of thebank layer 326 and width of thebank openings 327 may depend upon the height of theLEDs 150 transferred to and bonded within the openings, height of the electrostatic transfer heads, and resolution of the display panel. In an embodiment, exemplary thickness of thebank layer 326 is between 1 μam-50 μm. - Electrically conductive
bottom electrodes 342,ground tie lines 344 andground ring 316 may optionally be formed over thedisplay substrate 300. In the embodiments illustrated an arrangement ofground tie lines 344 run between bank openings 328 in the pixel area 304 of the display panel.Ground tie lines 344 may be formed on thebank layer 326 or alternative, openings 332 may be formed in thebank layer 326 to exposeground tie lines 344 beneathbank layer 326. In an embodiment,ground tie lines 344 are formed between thebank openings 327 in the pixel area and are electrically connected to theground ring 316 or a ground line in the non-display area. In this manner, the Vss signal may be more uniformly applied to the matrix of subpixels resulting in more uniform brightness across the display panel. - A
passivation layer 348 formed around theLEDs 150 within thebank openings 327 may perform functions such as preventing electrical shorting between the top and bottom electrode layers 318, 342 and providing for adequate step coverage oftop electrode layer 318 between the topconductive contacts 142 and ground tie lines 344. Thepassivation layer 348 may also cover any portions of thebottom electrode layer 342 to prevent possible shorting with thetop electrode layer 318. In accordance with embodiments, thepassivation layer 348 may be formed of a variety of materials such as, but not limited to epoxy, acrylic (polyacrylate) such as poly(methyl methacrylate) (PMMA), benzocyclobutene (BCB), polymide, and polyester. In an embodiment,passivation layer 348 is formed by ink jet printing or screen printing around the LED devices 156 to fill the subpixel areas defined bybank openings 327. -
Top electrode layer 318 may be opaque, reflective, transparent, or semi-transparent depending upon the particular application. In top emission display panels thetop electrode layer 318 may be a transparent conductive material such as amorphous silicon, transparent conductive polymer, or transparent conductive oxide. Following the formation oftop electrode layer 318 andencapsulation layer 346 is formed oversubstrate 300. For example,encapsulation layer 346 may be a flexible encapsulation layer or rigid layer. - In an embodiment, one or
more LEDs 150 are arranged in a subpixel circuit. A first terminal (e.g. bottom conductive contact) of theLED 150 is coupled with a driving transistor. For example, theLED 150 can be bonded to a bonding pad coupled with the driving transistor. In an embodiment, a redundant pair ofLEDs 150 is bonded to thebottom electrode 342 that is coupled with the driving transistor T2. The one ormore LEDs 150 may be any of the LEDs described herein. A ground line is electrically coupled with a second terminal (e.g. top conductive contact) for the one or more LEDs. - A current can be driven through the one or more LEDs, for example, from the driving transistor T2. In a high side drive configuration the one or more LEDs may be on the drain side of a PMOS driver transistor or a source side of an NMOS driver transistor so that the subpixel circuit pushes current through the p-terminal of the LED. Alternatively, the subpixel circuit can be arranged in a low side drive configuration in which case the ground line becomes the power line and current is pulled through the n-terminal of the LED.
-
FIG. 19 illustrates adisplay system 1900 in accordance with an embodiment. The display system houses aprocessor 1910,data receiver 1920, adisplay 1930, and one or moredisplay driver ICs 1940, which may be scan driver ICs and data driver ICs. Thedata receiver 1920 may be configured to receive data wirelessly or wired. Wireless may be implemented in any of a number of wireless standards or protocols. The one or moredisplay driver ICs 1940 may be physically and electrically coupled to thedisplay 1930. - In some embodiments, the
display 1930 includes one or more LEDs that are formed in accordance with embodiments described above. Depending on its applications, thedisplay system 1900 may include other components. These other components include, but are not limited to, memory, a touch-screen controller, and a battery. In various implementations, thedisplay system 1900 may be a television, tablet, phone, laptop, computer monitor, kiosk, digital camera, handheld game console, media display, ebook display, or large area signage display. -
FIG. 20 illustrates alighting system 2000 in accordance with an embodiment. The lighting system houses apower supply 2010, which may include a receivinginterface 2020 for receiving power, and apower control unit 2030 for controlling power to be supplied to thelight source 2040. Power may be supplied from outside thelighting system 2000 or from a battery optionally included in thelighting system 2000. In some embodiments, thelight source 2040 includes one or more LEDs that are formed in accordance with embodiments described above. In various implementations, thelighting system 2000 may be interior or exterior lighting applications, such as billboard lighting, building lighting, street lighting, light bulbs, and lamps. - In utilizing the various aspects of the embodiments, it would become apparent to one skilled in the art that combinations or variations of the above embodiments are possible for forming LEDs. Although the embodiments have been described in language specific to structural features and/or methodological acts, it is to be understood that the appended claims are not necessarily limited to the specific features or acts described. The specific features and acts disclosed are instead to be understood as embodiments of the claims useful for illustration.
Claims (17)
Priority Applications (14)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/853,614 US9484492B2 (en) | 2015-01-06 | 2015-09-14 | LED structures for reduced non-radiative sidewall recombination |
CN201580076368.9A CN107408603B (en) | 2015-01-06 | 2015-12-07 | LED structure for reducing non-radiative sidewall recombination |
JP2017553307A JP2018505567A (en) | 2015-01-06 | 2015-12-07 | LED structure for reducing non-luminous sidewall recombination |
KR1020217018569A KR102380538B1 (en) | 2015-01-06 | 2015-12-07 | Led structures for reduced non-radiative sidewall recombination |
EP15812919.7A EP3243223B1 (en) | 2015-01-06 | 2015-12-07 | Led structures for reduced non-radiative sidewall recombination |
KR1020177020694A KR20170100611A (en) | 2015-01-06 | 2015-12-07 | LED structure for non-radiative sidewall recombination reduction |
PCT/US2015/064295 WO2016111789A1 (en) | 2015-01-06 | 2015-12-07 | Led structures for reduced non-radiative sidewall recombination |
KR1020197027276A KR20190109586A (en) | 2015-01-06 | 2015-12-07 | Led structures for reduced non-radiative sidewall recombination |
US15/199,803 US9601659B2 (en) | 2015-01-06 | 2016-06-30 | LED structures for reduced non-radiative sidewall recombination |
US15/444,218 US9865772B2 (en) | 2015-01-06 | 2017-02-27 | LED structures for reduced non-radiative sidewall recombination |
US15/828,081 US10193013B2 (en) | 2015-01-06 | 2017-11-30 | LED structures for reduced non-radiative sidewall recombination |
US16/219,897 US10446712B2 (en) | 2015-01-06 | 2018-12-13 | LED structures for reduced non-radiative sidewall recombination |
US16/545,919 US10714655B2 (en) | 2015-01-06 | 2019-08-20 | LED structures for reduced non-radiative sidewall recombination |
JP2019202959A JP2020036038A (en) | 2015-01-06 | 2019-11-08 | Led structures for reduced non-radiative sidewall recombination |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201562100348P | 2015-01-06 | 2015-01-06 | |
US14/853,614 US9484492B2 (en) | 2015-01-06 | 2015-09-14 | LED structures for reduced non-radiative sidewall recombination |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/199,803 Continuation-In-Part US9601659B2 (en) | 2015-01-06 | 2016-06-30 | LED structures for reduced non-radiative sidewall recombination |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160197232A1 true US20160197232A1 (en) | 2016-07-07 |
US9484492B2 US9484492B2 (en) | 2016-11-01 |
Family
ID=56286945
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/853,614 Active US9484492B2 (en) | 2015-01-06 | 2015-09-14 | LED structures for reduced non-radiative sidewall recombination |
Country Status (6)
Country | Link |
---|---|
US (1) | US9484492B2 (en) |
EP (1) | EP3243223B1 (en) |
JP (2) | JP2018505567A (en) |
KR (3) | KR20170100611A (en) |
CN (1) | CN107408603B (en) |
WO (1) | WO2016111789A1 (en) |
Cited By (53)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170062397A1 (en) * | 2015-08-31 | 2017-03-02 | Samsung Display Co., Ltd. | Display apparatus and method of manufacturing the same |
US20170254518A1 (en) * | 2016-03-06 | 2017-09-07 | Sergiy Vasylyev | Flexible solid-state illumination devices |
US20180374994A1 (en) * | 2015-11-19 | 2018-12-27 | Osram Opto Semiconductors Gmbh | Light-Emitting Diode Chip, and Method for Manufacturing a Light-Emitting Diode Chip |
US10297581B2 (en) | 2015-07-07 | 2019-05-21 | Apple Inc. | Quantum dot integration schemes |
US20190198787A1 (en) * | 2016-08-31 | 2019-06-27 | Najing Technology Corporation Limited | Light emitting device |
US10396241B1 (en) * | 2016-08-04 | 2019-08-27 | Apple Inc. | Diffusion revealed blocking junction |
US20190319064A1 (en) * | 2018-04-11 | 2019-10-17 | Asti Global Inc., Taiwan | Micro led display and method of manufacturing the same |
US10468552B2 (en) * | 2018-03-30 | 2019-11-05 | Facebook Technologies, Llc | High-efficiency micro-LEDs |
WO2020069467A1 (en) * | 2018-09-27 | 2020-04-02 | Lumileds Holding B.V. | Micro light emitting devices |
US10622519B2 (en) | 2018-03-30 | 2020-04-14 | Facebook Technologies, Llc | Reduction of surface recombination losses in micro-LEDs |
US10629125B2 (en) * | 2017-06-30 | 2020-04-21 | Lg Display Co., Ltd. | Display device |
US10644196B2 (en) | 2018-03-30 | 2020-05-05 | Facebook Technologies, Llc | Reduction of surface recombination losses in micro-LEDs |
WO2020096859A1 (en) | 2018-11-06 | 2020-05-14 | The Regents Of The University Of California | Micro-leds with ultra-low leakage current |
US20200152822A1 (en) * | 2016-03-23 | 2020-05-14 | Osram Opto Semiconductors Gmbh | Method for Producing an Electronic Device and Electronic Device |
US10672753B2 (en) * | 2016-02-22 | 2020-06-02 | Samsung Display Co., Ltd. | Transfer apparatus and method of manufacturing display apparatus using the same |
US10680035B1 (en) * | 2019-03-12 | 2020-06-09 | Mikro Mesa Technology Co., Ltd. | Micro light-emitting diode display device and micro light-emitting diode driving circuit |
US10734549B2 (en) * | 2018-06-19 | 2020-08-04 | EcoSense Lighting, Inc. | High efficiency group-III nitride light emitting diode |
US10811460B2 (en) | 2018-09-27 | 2020-10-20 | Lumileds Holding B.V. | Micrometer scale light emitting diode displays on patterned templates and substrates |
GB2584150A (en) * | 2019-05-24 | 2020-11-25 | Plessey Semiconductors Ltd | LED precursor including a passivation layer |
KR20200134305A (en) * | 2018-06-11 | 2020-12-01 | 샤먼 산안 옵토일렉트로닉스 컴퍼니 리미티드 | Light emitting assembly |
EP3745474A1 (en) * | 2019-05-28 | 2020-12-02 | OSRAM Opto Semiconductors GmbH | Optoelectronic device and method for manufacturing an optoe-lectronic device |
DE102019117207A1 (en) * | 2019-06-26 | 2020-12-31 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | LIGHT DIODE CHIP AND METHOD FOR MANUFACTURING AN LIGHT EQUIPMENT CHIP |
CN112310136A (en) * | 2019-07-23 | 2021-02-02 | 薛富盛 | Passive micro light-emitting diode array device with uniform brightness |
DE102019121580A1 (en) * | 2019-08-09 | 2021-02-11 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | COMPONENT WITH REDUCED ABSORPTION AND PROCESS FOR MANUFACTURING A COMPONENT |
US10923628B2 (en) | 2018-09-27 | 2021-02-16 | Lumileds Llc | Micrometer scale light emitting diode displays on patterned templates and substrates |
US10964845B2 (en) | 2018-09-27 | 2021-03-30 | Lumileds Llc | Micro light emitting devices |
US11031525B2 (en) * | 2017-01-10 | 2021-06-08 | PlayNitride Inc. | Micro light emitting diode chip and display panel having a backplane and a plurality of sub-pixels regions |
WO2021122240A1 (en) * | 2019-12-18 | 2021-06-24 | Plessey Semiconductors Limited | Light emitting diode precursor and its fabrication method |
US20210202450A1 (en) * | 2018-09-07 | 2021-07-01 | Samsung Display Co., Ltd. | Light-emitting diode, manufacturing method therefor, and display device including light-emitting diode |
US20210280741A1 (en) * | 2017-01-10 | 2021-09-09 | PlayNitride Inc. | Micro light emitting diode display panel |
WO2021175635A1 (en) * | 2020-03-06 | 2021-09-10 | Osram Opto Semiconductors Gmbh | Radiation-emitting semiconductor body and method for producing same |
US11139342B2 (en) | 2018-09-26 | 2021-10-05 | Nitride Semiconductors Co., Ltd. | UV-LED and display |
EP3837722A4 (en) * | 2018-11-16 | 2021-10-20 | Samsung Electronics Co., Ltd. | Light emitting diode, manufacturing method of light emitting diode and display device including light emitting diode |
US11158761B2 (en) * | 2019-05-07 | 2021-10-26 | Facebook Technologies, Llc | Bonding methods for light emitting diodes |
US11201265B2 (en) | 2018-09-27 | 2021-12-14 | Lumileds Llc | Micro light emitting devices |
US11201233B2 (en) * | 2019-07-19 | 2021-12-14 | Shinichiro Takatani | Compound semiconductor heterojunction bipolar transistor |
CN113851568A (en) * | 2021-08-19 | 2021-12-28 | 厦门大学 | Method for improving modulation bandwidth of micro LED by utilizing atomic layer deposition technology |
US11217622B2 (en) | 2019-07-19 | 2022-01-04 | Nichia Corporation | Light-emitting device and method of manufacturing light-emitting device |
CN114188453A (en) * | 2021-11-30 | 2022-03-15 | 重庆康佳光电技术研究院有限公司 | Vertical LED chip, preparation method thereof, LED array and display panel |
US20220093834A1 (en) * | 2020-09-18 | 2022-03-24 | Hung-Cheng Lin | Display device |
US11309464B2 (en) | 2019-10-14 | 2022-04-19 | Facebook Technologies, Llc | Micro-LED design for chief ray walk-off compensation |
US11387220B2 (en) | 2017-09-26 | 2022-07-12 | Samsung Electronics Co., Ltd. | Display comprising light-emitting chips and manufacturing method therefor |
US11404400B2 (en) | 2018-01-24 | 2022-08-02 | Apple Inc. | Micro LED based display panel |
US11417801B2 (en) * | 2017-08-30 | 2022-08-16 | Xiamen San'an Optoelectronics Co., Ltd. | Light-emitting diode and method for manufacturing the same |
US11424289B2 (en) * | 2019-11-14 | 2022-08-23 | Meta Platforms Technologies, Llc | In situ selective etching and selective regrowth of epitaxial layer for surface recombination velocity reduction in light emitting diodes |
WO2022223290A1 (en) * | 2021-04-20 | 2022-10-27 | Osram Opto Semiconductors Gmbh | Radiation-emitting semiconductor chip and method for producing a radiation-emitting semiconductor chip |
WO2023280990A1 (en) * | 2021-07-09 | 2023-01-12 | Osram Opto Semiconductors Gmbh | Method for producing a radiation-emitting semiconductor chip, and radiation-emitting semiconductor chip |
US11569417B2 (en) | 2019-03-18 | 2023-01-31 | Samsung Electronics Co., Ltd. | Method of manufacturing semiconductor light emitting device |
WO2023033427A1 (en) * | 2021-09-01 | 2023-03-09 | 삼성디스플레이 주식회사 | Light-emitting element and display device comprising same |
DE102021129843A1 (en) | 2021-11-16 | 2023-05-17 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | PROCESS FOR MANUFACTURING A VARIETY OF RADIATION-EMITTING SEMICONDUCTOR CHIPS AND RADIATION-Emitting SEMICONDUCTOR CHIP |
US11677042B2 (en) * | 2019-03-29 | 2023-06-13 | Meta Platforms Technologies, Llc | Regrowth of epitaxial layer for surface recombination velocity reduction in light emitting diodes |
EP4239695A1 (en) * | 2022-03-02 | 2023-09-06 | Samsung Display Co., Ltd. | Light emitting element and method of manufacturing the light emitting element |
DE102022119108A1 (en) | 2022-07-29 | 2024-02-01 | Ams-Osram International Gmbh | OPTOELECTRONIC SEMICONDUCTOR COMPONENT AND METHOD FOR PRODUCING AT LEAST ONE OPTOELECTRONIC SEMICONDUCTOR COMPONENT |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9865772B2 (en) | 2015-01-06 | 2018-01-09 | Apple Inc. | LED structures for reduced non-radiative sidewall recombination |
US10297719B2 (en) | 2015-08-27 | 2019-05-21 | Mikro Mesa Technology Co., Ltd. | Micro-light emitting diode (micro-LED) device |
CN109155345B (en) * | 2016-06-30 | 2022-10-28 | 苹果公司 | LED structure for reduced non-radiative sidewall recombination |
TWI648870B (en) * | 2016-12-09 | 2019-01-21 | 英屬開曼群島商錼創科技股份有限公司 | Light emitting diode chip |
US10325889B1 (en) | 2018-01-12 | 2019-06-18 | Mikro Mesa Technology Co., Ltd. | Display device including LED devices with selective activation function |
US20190305188A1 (en) * | 2018-03-30 | 2019-10-03 | Facebook Technologies, Llc | Reduction of surface recombination losses in micro-leds |
CN108598867B (en) * | 2018-06-26 | 2020-06-12 | 扬州乾照光电有限公司 | DBR structure chip and preparation method thereof |
KR102136579B1 (en) | 2018-07-27 | 2020-07-22 | 서울대학교산학협력단 | Display device |
CN111933771B (en) * | 2018-07-28 | 2023-02-17 | 厦门三安光电有限公司 | Micro light emitting diode and display device thereof |
KR102701758B1 (en) | 2018-11-27 | 2024-09-04 | 삼성디스플레이 주식회사 | Light emitting element, method of manufacturing the same and the display device comprising the light emitting element |
CN109755359A (en) * | 2019-01-15 | 2019-05-14 | 江西兆驰半导体有限公司 | A kind of manufacturing method of light-emitting diode chip for backlight unit |
EP3696300A1 (en) | 2019-02-18 | 2020-08-19 | Aixatech GmbH | Method for the production of a body made of composite material, especially for use in the manufacture of electronic or optoelectronic components |
FI128613B (en) | 2019-06-19 | 2020-08-31 | Comptek Solutions Oy | Optoelectronic device |
CN110534473B (en) * | 2019-07-29 | 2022-04-05 | 中国科学院微电子研究所 | Heterogeneous integration method and heterogeneous integration device for compound semiconductor and silicon-based complementary metal oxide semiconductor wafer |
KR20210021769A (en) | 2019-08-19 | 2021-03-02 | 삼성전자주식회사 | Display device |
GB2586862B (en) * | 2019-09-06 | 2021-12-15 | Plessey Semiconductors Ltd | LED precursor incorporating strain relaxing structure |
GB2586861B (en) * | 2019-09-06 | 2022-01-19 | Plessey Semiconductors Ltd | Light Emitting Diode and method of forming a Light Emitting Diode |
DE102019126506A1 (en) * | 2019-10-01 | 2021-04-01 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | METHOD FOR MANUFACTURING OPTOELECTRONIC SEMICONDUCTOR CHIPS AND OPTOELECTRONIC SEMICONDUCTOR CHIP |
EP3855513A3 (en) | 2020-01-22 | 2021-11-03 | Samsung Electronics Co., Ltd. | Semiconductor led and method of manufacturing the same |
KR20210095012A (en) | 2020-01-22 | 2021-07-30 | 삼성전자주식회사 | Semiconductor light emitting diode and manufacturing method of the same |
CN111341893B (en) * | 2020-03-03 | 2021-03-26 | 中国科学院半导体研究所 | AlGaN-based diode and preparation method thereof |
CN113451108B (en) * | 2020-03-24 | 2024-06-25 | 中国科学院苏州纳米技术与纳米仿生研究所 | Super-flexible transparent semiconductor film and preparation method thereof |
KR102506449B1 (en) * | 2020-04-23 | 2023-03-07 | 삼성전자주식회사 | Display device |
US11764095B2 (en) | 2020-07-10 | 2023-09-19 | Samsung Electronics Co., Ltd. | Wet alignment method for micro-semiconductor chip and display transfer structure |
KR20220045478A (en) | 2020-10-05 | 2022-04-12 | 삼성전자주식회사 | Micro light emitting display apparatus and method of manufacturing the same |
US11600656B2 (en) | 2020-12-14 | 2023-03-07 | Lumileds Llc | Light emitting diode device |
CN114744092A (en) * | 2021-01-08 | 2022-07-12 | 鑫天虹(厦门)科技有限公司 | Method and apparatus for fabricating micro light emitting diode capable of reducing non-radiative recombination |
JP7367743B2 (en) * | 2021-10-18 | 2023-10-24 | 信越半導体株式会社 | Manufacturing method of bonded semiconductor wafer |
DE112021008444T5 (en) * | 2021-11-10 | 2024-09-12 | Ams-Osram International Gmbh | METHOD FOR PRODUCING AN OPTOELECTRONIC SEMICONDUCTOR CHIP |
JP7272412B1 (en) | 2021-12-03 | 2023-05-12 | 信越半導体株式会社 | Bonded semiconductor wafer manufacturing method |
CN118661271A (en) * | 2022-01-31 | 2024-09-17 | 上海显耀显示科技有限公司 | Micro LED panel with regrowth layer and manufacturing method thereof |
WO2024052971A1 (en) * | 2022-09-06 | 2024-03-14 | アルディーテック株式会社 | Light-emitting diode chip, light-emitting-diode-chip-integrated device, and method for manufacturing light-emitting-diode-chip-integrated device |
Family Cites Families (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0680855B2 (en) * | 1984-04-19 | 1994-10-12 | 日本電気株式会社 | Embedded structure semiconductor laser |
JPS62162383A (en) * | 1986-01-11 | 1987-07-18 | Fumio Inaba | Semiconductor light-emitting device |
JPS63143889A (en) * | 1986-12-08 | 1988-06-16 | Ricoh Co Ltd | Semiconductor light emitting device |
JPS63196089A (en) | 1987-02-10 | 1988-08-15 | Furukawa Electric Co Ltd:The | Manufacture of semiconductor light emitting device |
JPH02114675A (en) * | 1988-10-25 | 1990-04-26 | Sumitomo Electric Ind Ltd | Semiconductor light emitting element and manufacture thereof |
US5138624A (en) | 1989-11-16 | 1992-08-11 | The Boeing Company | Multiwavelength LED and laser diode optical source |
JP2655943B2 (en) * | 1991-02-28 | 1997-09-24 | シャープ株式会社 | Semiconductor light emitting device and method of manufacturing the same |
JPH0555711A (en) | 1991-08-22 | 1993-03-05 | Furukawa Electric Co Ltd:The | Semiconductor laser element and its manufacture |
JP2812024B2 (en) * | 1991-10-17 | 1998-10-15 | 日本電気株式会社 | Manufacturing method of surface emitting element |
JPH05218498A (en) | 1992-02-03 | 1993-08-27 | Mitsubishi Kasei Corp | Light emitting diode provided with transverse junction |
JPH05275802A (en) * | 1992-03-27 | 1993-10-22 | Fuji Xerox Co Ltd | Manufacture of semiconductor laser |
JPH06163981A (en) * | 1992-11-25 | 1994-06-10 | Victor Co Of Japan Ltd | Emiconductor device |
US5614734A (en) | 1995-03-15 | 1997-03-25 | Yale University | High efficency LED structure |
JPH09162441A (en) * | 1995-12-05 | 1997-06-20 | Toshiba Corp | Semiconductor device and its production |
JP3782230B2 (en) * | 1998-03-30 | 2006-06-07 | 株式会社東芝 | Manufacturing method of semiconductor laser device and manufacturing method of group III-V compound semiconductor element |
DE10039435A1 (en) * | 2000-08-11 | 2002-02-28 | Osram Opto Semiconductors Gmbh | Radiation-emitting semiconductor component used as an illuminating diode or semiconductor laser comprises an active layer, a contact surface and a cylindrical semiconductor body |
JP3585817B2 (en) | 2000-09-04 | 2004-11-04 | ユーディナデバイス株式会社 | Laser diode and manufacturing method thereof |
US6891202B2 (en) * | 2001-12-14 | 2005-05-10 | Infinera Corporation | Oxygen-doped Al-containing current blocking layers in active semiconductor devices |
JP2004281559A (en) * | 2003-03-13 | 2004-10-07 | Toshiba Corp | Semiconductor light emitting device |
US6906353B1 (en) * | 2003-11-17 | 2005-06-14 | Jds Uniphase Corporation | High speed implanted VCSEL |
DE102004029412A1 (en) * | 2004-02-27 | 2005-10-13 | Osram Opto Semiconductors Gmbh | Radiation-emitting semiconductor chip and method for producing such a semiconductor chip |
JP4655920B2 (en) * | 2005-12-22 | 2011-03-23 | 日立電線株式会社 | Semiconductor light emitting device |
JP5017865B2 (en) * | 2006-01-17 | 2012-09-05 | 富士電機株式会社 | Semiconductor device |
JP4903643B2 (en) * | 2007-07-12 | 2012-03-28 | 株式会社東芝 | Semiconductor light emitting device |
JP5170869B2 (en) * | 2007-11-05 | 2013-03-27 | 古河電気工業株式会社 | Optical semiconductor device and method for manufacturing optical semiconductor device |
KR100903103B1 (en) * | 2007-12-05 | 2009-06-16 | 우리엘에스티 주식회사 | Compound semiconductor light emitting device |
JP2009224480A (en) * | 2008-03-14 | 2009-10-01 | Panasonic Corp | Two-wavelength semiconductor laser device |
DE102008018928A1 (en) | 2008-04-15 | 2009-10-22 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor component and method for producing an optoelectronic semiconductor component |
KR20110049799A (en) * | 2008-08-19 | 2011-05-12 | 라티스 파워(지앙시) 코포레이션 | Method for fabricating semiconductor light-emitting device with double-sided passivation |
CN102067346B (en) * | 2008-08-19 | 2013-09-04 | 晶能光电(江西)有限公司 | Semiconductor light-emitting device with passivation layer and manufacture method thereof |
EP2249406B1 (en) * | 2009-05-04 | 2019-03-06 | LG Innotek Co., Ltd. | Light emitting diode |
JP5356292B2 (en) * | 2010-03-19 | 2013-12-04 | 株式会社東芝 | Semiconductor light emitting device and semiconductor light emitting device |
US8237174B2 (en) * | 2010-05-10 | 2012-08-07 | National Central University | LED structure |
DE102010026518A1 (en) * | 2010-07-08 | 2012-01-12 | Osram Opto Semiconductors Gmbh | Light-emitting diode chip and method for producing a light-emitting diode chip |
US9093818B2 (en) * | 2010-07-15 | 2015-07-28 | The Regents Of The University Of California | Nanopillar optical resonator |
EP2686892B1 (en) * | 2011-03-14 | 2019-10-02 | Lumileds Holding B.V. | Led having vertical contacts redistributed for flip chip mounting |
JP6035736B2 (en) * | 2011-10-26 | 2016-11-30 | ソニー株式会社 | LIGHT EMITTING ELEMENT, MANUFACTURING METHOD THEREOF, AND LIGHT EMITTING DEVICE |
JP2014204095A (en) * | 2013-04-10 | 2014-10-27 | 信越半導体株式会社 | Semiconductor light emitting element and manufacturing method of the same |
US8987765B2 (en) * | 2013-06-17 | 2015-03-24 | LuxVue Technology Corporation | Reflective bank structure and method for integrating a light emitting device |
US8928021B1 (en) | 2013-06-18 | 2015-01-06 | LuxVue Technology Corporation | LED light pipe |
US9450147B2 (en) | 2013-12-27 | 2016-09-20 | Apple Inc. | LED with internally confined current injection area |
-
2015
- 2015-09-14 US US14/853,614 patent/US9484492B2/en active Active
- 2015-12-07 KR KR1020177020694A patent/KR20170100611A/en active Application Filing
- 2015-12-07 EP EP15812919.7A patent/EP3243223B1/en active Active
- 2015-12-07 WO PCT/US2015/064295 patent/WO2016111789A1/en active Application Filing
- 2015-12-07 KR KR1020197027276A patent/KR20190109586A/en active Application Filing
- 2015-12-07 CN CN201580076368.9A patent/CN107408603B/en active Active
- 2015-12-07 JP JP2017553307A patent/JP2018505567A/en active Pending
- 2015-12-07 KR KR1020217018569A patent/KR102380538B1/en active IP Right Grant
-
2019
- 2019-11-08 JP JP2019202959A patent/JP2020036038A/en active Pending
Cited By (96)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11217567B2 (en) | 2015-07-07 | 2022-01-04 | Apple Inc. | Light emitting structure to aid LED light extraction |
US10685940B2 (en) | 2015-07-07 | 2020-06-16 | Apple Inc. | Light emitting structure to aid LED light extraction |
US10297581B2 (en) | 2015-07-07 | 2019-05-21 | Apple Inc. | Quantum dot integration schemes |
US10868048B2 (en) | 2015-08-31 | 2020-12-15 | Samsung Display Co., Ltd. | Display apparatus and method of manufacturing the same |
US10243011B2 (en) * | 2015-08-31 | 2019-03-26 | Samsung Display Co., Ltd. | Display apparatus and method of manufacturing the same |
US20170062397A1 (en) * | 2015-08-31 | 2017-03-02 | Samsung Display Co., Ltd. | Display apparatus and method of manufacturing the same |
US20180374994A1 (en) * | 2015-11-19 | 2018-12-27 | Osram Opto Semiconductors Gmbh | Light-Emitting Diode Chip, and Method for Manufacturing a Light-Emitting Diode Chip |
US10580938B2 (en) * | 2015-11-19 | 2020-03-03 | Osram Oled Gmbh | Light-emitting diode chip, and method for manufacturing a light-emitting diode chip |
US10672753B2 (en) * | 2016-02-22 | 2020-06-02 | Samsung Display Co., Ltd. | Transfer apparatus and method of manufacturing display apparatus using the same |
US11346534B2 (en) | 2016-03-06 | 2022-05-31 | S.V.V. Technology Innovations, Inc. | Foldable electronic displays employing two-dimensional arrays of solid-state light emitting devices |
US10436425B1 (en) | 2016-03-06 | 2019-10-08 | Svv Technology Innovations, Inc. | Flexible solid-state illumination devices and method of making the same |
US11739923B2 (en) | 2016-03-06 | 2023-08-29 | S.V.V. Technology Innovations, Inc. | Stretchable sheet-form electronic displays |
US10830421B2 (en) | 2016-03-06 | 2020-11-10 | Sw Technology Innovations, Inc. | Retractable and curved-shape electronic displays |
US11060707B2 (en) | 2016-03-06 | 2021-07-13 | S.V.V. Technology Innovations, Inc. | Foldable electronic displays |
US11506369B2 (en) | 2016-03-06 | 2022-11-22 | S.V.V. Technology Innovations, Inc. | Solid-state electronic displays having transparent or translucent areas |
US10132478B2 (en) * | 2016-03-06 | 2018-11-20 | Svv Technology Innovations, Inc. | Flexible solid-state illumination devices |
US20170254518A1 (en) * | 2016-03-06 | 2017-09-07 | Sergiy Vasylyev | Flexible solid-state illumination devices |
US10886426B2 (en) * | 2016-03-23 | 2021-01-05 | Osram Oled Gmbh | Method for producing an electronic device and electronic device |
US20200152822A1 (en) * | 2016-03-23 | 2020-05-14 | Osram Opto Semiconductors Gmbh | Method for Producing an Electronic Device and Electronic Device |
US10396241B1 (en) * | 2016-08-04 | 2019-08-27 | Apple Inc. | Diffusion revealed blocking junction |
US10790463B2 (en) * | 2016-08-31 | 2020-09-29 | Najing Technology Corporation Limited | Light emitting device |
US20190198787A1 (en) * | 2016-08-31 | 2019-06-27 | Najing Technology Corporation Limited | Light emitting device |
US11031525B2 (en) * | 2017-01-10 | 2021-06-08 | PlayNitride Inc. | Micro light emitting diode chip and display panel having a backplane and a plurality of sub-pixels regions |
US20210280741A1 (en) * | 2017-01-10 | 2021-09-09 | PlayNitride Inc. | Micro light emitting diode display panel |
US12015103B2 (en) * | 2017-01-10 | 2024-06-18 | PlayNitride Display Co., Ltd. | Micro light emitting diode display panel with option of choosing to emit light both or respectively of light-emitting regions |
US10629125B2 (en) * | 2017-06-30 | 2020-04-21 | Lg Display Co., Ltd. | Display device |
US11417801B2 (en) * | 2017-08-30 | 2022-08-16 | Xiamen San'an Optoelectronics Co., Ltd. | Light-emitting diode and method for manufacturing the same |
US11387220B2 (en) | 2017-09-26 | 2022-07-12 | Samsung Electronics Co., Ltd. | Display comprising light-emitting chips and manufacturing method therefor |
US11967586B2 (en) | 2018-01-24 | 2024-04-23 | Apple Inc. | Micro LED based display panel |
US11404400B2 (en) | 2018-01-24 | 2022-08-02 | Apple Inc. | Micro LED based display panel |
US11018280B2 (en) | 2018-03-30 | 2021-05-25 | Facebook Technologies, Llc | Reduction of surface recombination losses in micro-LEDs |
US11581457B1 (en) | 2018-03-30 | 2023-02-14 | Meta Platforms Technologies, Llc | Reduction of surface recombination losses in micro-LEDs |
US10468552B2 (en) * | 2018-03-30 | 2019-11-05 | Facebook Technologies, Llc | High-efficiency micro-LEDs |
US10964844B2 (en) | 2018-03-30 | 2021-03-30 | Facebook Technologies, Llc | High-efficiency micro-LEDs |
US10622519B2 (en) | 2018-03-30 | 2020-04-14 | Facebook Technologies, Llc | Reduction of surface recombination losses in micro-LEDs |
US10644196B2 (en) | 2018-03-30 | 2020-05-05 | Facebook Technologies, Llc | Reduction of surface recombination losses in micro-LEDs |
US12021168B1 (en) | 2018-03-30 | 2024-06-25 | Meta Platforms Technologies, Llc | Reduction of surface recombination losses in micro-LEDs |
US20190319064A1 (en) * | 2018-04-11 | 2019-10-17 | Asti Global Inc., Taiwan | Micro led display and method of manufacturing the same |
KR20200134305A (en) * | 2018-06-11 | 2020-12-01 | 샤먼 산안 옵토일렉트로닉스 컴퍼니 리미티드 | Light emitting assembly |
EP3806168A4 (en) * | 2018-06-11 | 2022-01-19 | Xiamen San'an Optoelectronics Co., Ltd. | Light-emitting component |
KR102579057B1 (en) * | 2018-06-11 | 2023-09-14 | 샤먼 산안 옵토일렉트로닉스 컴퍼니 리미티드 | luminous assembly |
US10734549B2 (en) * | 2018-06-19 | 2020-08-04 | EcoSense Lighting, Inc. | High efficiency group-III nitride light emitting diode |
US20210202450A1 (en) * | 2018-09-07 | 2021-07-01 | Samsung Display Co., Ltd. | Light-emitting diode, manufacturing method therefor, and display device including light-emitting diode |
EP3848983A4 (en) * | 2018-09-07 | 2022-06-15 | Samsung Display Co., Ltd. | Light-emitting diode, manufacturing method therefor, and display device including light-emitting diode |
US11139342B2 (en) | 2018-09-26 | 2021-10-05 | Nitride Semiconductors Co., Ltd. | UV-LED and display |
US10811460B2 (en) | 2018-09-27 | 2020-10-20 | Lumileds Holding B.V. | Micrometer scale light emitting diode displays on patterned templates and substrates |
US10964845B2 (en) | 2018-09-27 | 2021-03-30 | Lumileds Llc | Micro light emitting devices |
WO2020069467A1 (en) * | 2018-09-27 | 2020-04-02 | Lumileds Holding B.V. | Micro light emitting devices |
US11201265B2 (en) | 2018-09-27 | 2021-12-14 | Lumileds Llc | Micro light emitting devices |
US10923628B2 (en) | 2018-09-27 | 2021-02-16 | Lumileds Llc | Micrometer scale light emitting diode displays on patterned templates and substrates |
US11271033B2 (en) * | 2018-09-27 | 2022-03-08 | Lumileds Llc | Micro light emitting devices |
US11735691B2 (en) | 2018-09-27 | 2023-08-22 | Lumileds Llc | Micro light emitting devices |
WO2020096859A1 (en) | 2018-11-06 | 2020-05-14 | The Regents Of The University Of California | Micro-leds with ultra-low leakage current |
EP3878020A4 (en) * | 2018-11-06 | 2021-12-29 | The Regents of the University of California | Micro-leds with ultra-low leakage current |
US20220005980A1 (en) * | 2018-11-06 | 2022-01-06 | The Regents Of The University Of California | Micro-leds with ultra-low leakage current |
EP3837722A4 (en) * | 2018-11-16 | 2021-10-20 | Samsung Electronics Co., Ltd. | Light emitting diode, manufacturing method of light emitting diode and display device including light emitting diode |
US10680035B1 (en) * | 2019-03-12 | 2020-06-09 | Mikro Mesa Technology Co., Ltd. | Micro light-emitting diode display device and micro light-emitting diode driving circuit |
US11569417B2 (en) | 2019-03-18 | 2023-01-31 | Samsung Electronics Co., Ltd. | Method of manufacturing semiconductor light emitting device |
US11677042B2 (en) * | 2019-03-29 | 2023-06-13 | Meta Platforms Technologies, Llc | Regrowth of epitaxial layer for surface recombination velocity reduction in light emitting diodes |
US11631587B2 (en) | 2019-05-07 | 2023-04-18 | Meta Platforms Technologies, Llc | Bonding methods for light emitting diodes |
US11569091B2 (en) * | 2019-05-07 | 2023-01-31 | Meta Platforms Technologies, Llc | Hybrid-bonded and run-out compensated light emitting diodes |
US20220399203A1 (en) * | 2019-05-07 | 2022-12-15 | Meta Platforms Technologies, Llc | Hybrid bonding based manufacture of light emitting diodes |
US11430658B2 (en) * | 2019-05-07 | 2022-08-30 | Meta Platforms Technologies, Llc | Bonding methods for light emitting diodes |
US11355666B2 (en) | 2019-05-07 | 2022-06-07 | Facebook Technologies, Llc | Bonding methods for light emitting diodes |
US11158761B2 (en) * | 2019-05-07 | 2021-10-26 | Facebook Technologies, Llc | Bonding methods for light emitting diodes |
US11854810B1 (en) * | 2019-05-07 | 2023-12-26 | Meta Platforms Technologies, Llc | Bonding methods for light emitting diodes |
WO2020239529A1 (en) | 2019-05-24 | 2020-12-03 | Plessey Semiconductors Limited | Light emitting diode precursor including a passivation layer |
US20220231081A1 (en) * | 2019-05-24 | 2022-07-21 | Plessey Semiconductors Limited | Light emitting diode precursor including a passivation layer |
TWI741608B (en) * | 2019-05-24 | 2021-10-01 | 英商普利希半導體有限公司 | Led precursor including a passivation layer |
GB2584150B (en) * | 2019-05-24 | 2021-05-19 | Plessey Semiconductors Ltd | LED precursor including a passivation layer |
GB2584150A (en) * | 2019-05-24 | 2020-11-25 | Plessey Semiconductors Ltd | LED precursor including a passivation layer |
US12080750B2 (en) * | 2019-05-24 | 2024-09-03 | Plessey Semiconductors Limited | Light emitting diode precursor including a passivation layer |
EP3745474A1 (en) * | 2019-05-28 | 2020-12-02 | OSRAM Opto Semiconductors GmbH | Optoelectronic device and method for manufacturing an optoe-lectronic device |
DE102019117207A1 (en) * | 2019-06-26 | 2020-12-31 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | LIGHT DIODE CHIP AND METHOD FOR MANUFACTURING AN LIGHT EQUIPMENT CHIP |
US11201233B2 (en) * | 2019-07-19 | 2021-12-14 | Shinichiro Takatani | Compound semiconductor heterojunction bipolar transistor |
US11217622B2 (en) | 2019-07-19 | 2022-01-04 | Nichia Corporation | Light-emitting device and method of manufacturing light-emitting device |
US11682691B2 (en) | 2019-07-19 | 2023-06-20 | Nichia Corporation | Light-emitting device |
US11967606B2 (en) | 2019-07-19 | 2024-04-23 | Nichia Corporation | Light-emitting device |
CN112310136A (en) * | 2019-07-23 | 2021-02-02 | 薛富盛 | Passive micro light-emitting diode array device with uniform brightness |
DE102019121580A1 (en) * | 2019-08-09 | 2021-02-11 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | COMPONENT WITH REDUCED ABSORPTION AND PROCESS FOR MANUFACTURING A COMPONENT |
US12057522B2 (en) | 2019-08-09 | 2024-08-06 | Osram Opto Semiconductors Gmbh | Component with reduced absorption and method for producing a component |
US11309464B2 (en) | 2019-10-14 | 2022-04-19 | Facebook Technologies, Llc | Micro-LED design for chief ray walk-off compensation |
US11869922B2 (en) | 2019-11-14 | 2024-01-09 | Meta Platforms Technologies, Llc | In situ selective etching and selective regrowth of epitaxial layer for surface recombination velocity reduction in light emitting diodes |
US11424289B2 (en) * | 2019-11-14 | 2022-08-23 | Meta Platforms Technologies, Llc | In situ selective etching and selective regrowth of epitaxial layer for surface recombination velocity reduction in light emitting diodes |
WO2021122240A1 (en) * | 2019-12-18 | 2021-06-24 | Plessey Semiconductors Limited | Light emitting diode precursor and its fabrication method |
TWI799765B (en) * | 2019-12-18 | 2023-04-21 | 英商普利希半導體有限公司 | Light emitting diode precursor |
WO2021175635A1 (en) * | 2020-03-06 | 2021-09-10 | Osram Opto Semiconductors Gmbh | Radiation-emitting semiconductor body and method for producing same |
US20220093834A1 (en) * | 2020-09-18 | 2022-03-24 | Hung-Cheng Lin | Display device |
WO2022223290A1 (en) * | 2021-04-20 | 2022-10-27 | Osram Opto Semiconductors Gmbh | Radiation-emitting semiconductor chip and method for producing a radiation-emitting semiconductor chip |
WO2023280990A1 (en) * | 2021-07-09 | 2023-01-12 | Osram Opto Semiconductors Gmbh | Method for producing a radiation-emitting semiconductor chip, and radiation-emitting semiconductor chip |
CN113851568A (en) * | 2021-08-19 | 2021-12-28 | 厦门大学 | Method for improving modulation bandwidth of micro LED by utilizing atomic layer deposition technology |
WO2023033427A1 (en) * | 2021-09-01 | 2023-03-09 | 삼성디스플레이 주식회사 | Light-emitting element and display device comprising same |
DE102021129843A1 (en) | 2021-11-16 | 2023-05-17 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | PROCESS FOR MANUFACTURING A VARIETY OF RADIATION-EMITTING SEMICONDUCTOR CHIPS AND RADIATION-Emitting SEMICONDUCTOR CHIP |
CN114188453A (en) * | 2021-11-30 | 2022-03-15 | 重庆康佳光电技术研究院有限公司 | Vertical LED chip, preparation method thereof, LED array and display panel |
EP4239695A1 (en) * | 2022-03-02 | 2023-09-06 | Samsung Display Co., Ltd. | Light emitting element and method of manufacturing the light emitting element |
DE102022119108A1 (en) | 2022-07-29 | 2024-02-01 | Ams-Osram International Gmbh | OPTOELECTRONIC SEMICONDUCTOR COMPONENT AND METHOD FOR PRODUCING AT LEAST ONE OPTOELECTRONIC SEMICONDUCTOR COMPONENT |
Also Published As
Publication number | Publication date |
---|---|
US9484492B2 (en) | 2016-11-01 |
KR102380538B1 (en) | 2022-03-29 |
CN107408603B (en) | 2020-04-14 |
KR20210076197A (en) | 2021-06-23 |
EP3243223A1 (en) | 2017-11-15 |
KR20170100611A (en) | 2017-09-04 |
KR20190109586A (en) | 2019-09-25 |
WO2016111789A1 (en) | 2016-07-14 |
EP3243223B1 (en) | 2022-06-08 |
JP2020036038A (en) | 2020-03-05 |
JP2018505567A (en) | 2018-02-22 |
CN107408603A (en) | 2017-11-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10714655B2 (en) | LED structures for reduced non-radiative sidewall recombination | |
US9484492B2 (en) | LED structures for reduced non-radiative sidewall recombination | |
US9601659B2 (en) | LED structures for reduced non-radiative sidewall recombination | |
US11978825B2 (en) | LED with internally confined current injection area | |
US10923626B2 (en) | LED sidewall processing to mitigate non-radiative recombination | |
EP3417490B1 (en) | Led structures for reduced non-radiative sidewall recombination |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: APPLE INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BOUR, DAVID P.;MCGRODDY, KELLY;HAEGER, DANIEL ARTHUR;AND OTHERS;SIGNING DATES FROM 20150827 TO 20150910;REEL/FRAME:036560/0370 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |